STA016A View Datasheet(PDF) - STMicroelectronics
Part Name
Description
MFG CO.
'STA016A' PDF : 43 Pages View PDF
STA016A
Type : RW - DEC
Software Reset : 10
Description :
This register must contain a MDIV value that enables
the system PLL to generate a frequency of 42.5 MHz
for the SYSCK.See table 4.
Default value at soft reset assume :
– external crystal provide a CRYCK running at
14.31818 MHz
6.4 I2Sout_CONFIGURATION registers
description
6.4.1 OUTPUT_CONF :
b7 b6 b5 b4 b3 b2 b1 b0
Address : 0x66 (102)
Type : RW - DEC
Software Reset : 0
Description :
If set to 1 enable the configurability of the PCM-
BLOCK Output thanks to following registers, else dis-
able this configurability and take embedded default
configuration for PCM-BLOCK registers.
Note that this embedded default configuration can be
retrieved by user thanks to following setting :
– PCM_DIV = 3;
– PCM_CONF = 0;
– PCM_CROSS = 0;
6.4.2 PCM_DIV :
b7 b6 b5 b4 b3 b2 b1 b0
0
0 DV5 DV4 DV3 DV2 DV1 DV0
Address : 0x67 (103)
Type : RW - DEC
Software Reset : 0
Description :
If OUTPUT_CONF == 1, configure the divider to gen-
erate the bit clock of the I2Sout interface, called
BCK0, from PCMCK. according the following relation
: BCKO = PCMCK / 2 * (PCM_DIV+1)
6.4.3 PCM_CONF :
b7 b6 b5 b4 b3 b2 b1 b0
0 CO6 CO5 CO4 CO3 CO2 CO1 CO0
Address : 0x68 (104)
Type : RW - DEC
Software Reset : 0
Description :
If OUTPUT_CONF == 1, configure the I2Sout inter-
face according following table
Table 12. .
Bit
fields
Comment
CO[1:0]
0 : 16 bits mode (16 slots transmitted).
1 : 18 bits mode (18 slots transmitted).
2 : 20 bits mode (20 slots transmitted).
3 : 24 bits mode (24 slots transmitted).
CO2
Polarity of BCKO :
0 : data are sent on the falling edge & stable
on the rising).
1 : (data are sent on the rising edge & stable
on the falling).
CO3 0 : I2S format is selected
1 : other format is selected
CO4
Polarity of LRCKO :
0 : low->right, high->left).
1 : low->left, high->right so compliant to I2S
format ).
CO5
0 : data are in the last BCKO cycles of
LRCKO (right aligned data).
1 : data are in the first BCKO cycles of
LRCKO (left aligned data).
CO6 0 : the transmission is LS bit first.
1 : the transmission is MS bit first.
6.4.4 PCM_CROSS :
b7 b6 b5 b4 b3 b2 b1 b0
0
0
0
0
0
0 CR1 CR0
Address : 0x69 (105)
Type : RW - DEC
Software Reset : 0
Description :
If OUTPUT_CONF == 1, CR[1:0] is used to configure
18/43
Share Link: 
