Qdatasheet_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

STDP4020 View Datasheet(PDF) - STMicroelectronics

Part Name
Description
MFG CO.
STDP4020
ST-Microelectronics
STMicroelectronics ST-Microelectronics
'STDP4020' PDF : 7 Pages View PDF
1 2 3 4 5 6 7
Description
1
Description
STDP4020
The STDP4020 is a DisplayPort receiver IC for the secure reception of high-bandwidth
uncompressed digital audio-video signals targeted for applications such as DTV, LCD
monitor, projector, and other types of display systems. STDP4020 is a VESA DP 1.1a and
eDP compliant device, implementing a single link DisplayPort input port comprising four
main lanes, auxiliary channel, and HPD. In addition to the standard HBR (2.7 Gbps) and
RBR (1.62 Gbps) speeds, this device supports “turbo” speed of 3.24 Gbps per lane with a
total link bandwidth of 12.96 Gbps. The higher bandwidth provides unique benefits to users
over other commercial DP receivers for embedded applications by offering additional margin
to support higher color depth, resolution, and refresh rate. For example, STDP4020
supports FHD non-reduced blanking video (1080p 30-bit color per pixel) at 120 Hz, plus 7.1
Ch audio in two-box TV applications. The advanced equalizer built in this device offers
guaranteed performance over long reach cables. The auxiliary channel in STDP4020 acts
as a bidirectional communication link, supporting application-specific protocols such as
MCCS, DDC, UART, IR, as well as the dedicated DisplayPort link training and device
management functions.
The STDP4020 supports RGB and YCC video color formats with color depth of 12 (YCC
4:2:2 only), 10, and 8 bits. This device offers LVDS and LVTTL output interfaces configurable
to map a wide range of display controller products. The Quad LVDS interface supports video
signals up to 400 MHz pixel rate with flexible channel and lane swapping options. The 60-bit
LVTTL output ports can be mapped to transfer video data either in two pixels per clock or
single pixel per clock up to 300 MHz pixel rate. The STDP4020 also supports both
compressed and uncompressed audio formats. The extracted audio signal is transferred on
a digital audio output bus. This device comprises four I2S audio output ports, supporting up
to 8 channel LPCM audio and a single wire SPDIF output for encoded audio. The
STDP4020 features HDCP 1.3 content protection scheme with an embedded key option for
secure reception of digital audio-video content. In addition, it supports the HDCP repeater
function and, thus acts as an upstream receiver suitable for two-box TV and DP to HDMI/DVI
converter applications.
The STDP4020 is configurable from an external host controller through I2C host interface.
This device also includes general purpose inputs/outputs for controlling system
components. The STDP4020 features a color space converter (RGB to YCC and YCC to
RGB) for flexible interface with external video processing devices.
Figure 1. System diagram
DisplayPort
STDP4020
STDP4020
LVDSx4
TTL (60 bits)
I2S (8-CH)/
SPDIF
Video/Audio
Controller
I2C Host 27 MHz
Interface crystal
I2C for I2C-over-AUX
2/7
Doc ID 15885 Rev 1
Share Link: GO URL

All Rights Reserved © qdatasheet.com  [ Privacy Policy ] [ Contact Us ]