Qdatasheet_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

STE100A View Datasheet(PDF) - STMicroelectronics

Part Name
Description
MFG CO.
'STE100A' PDF : 82 Pages View PDF
STE10/100A
Registers and descriptors description
Table 10. Transceiver registers description (continued)
Bit #
Name
Description
XR7(offset = d0h) - XMC, XCVR mode control
15~12
11
10~0
--- Reserved
Long distance mode of 10BASE-T.
LD
0: normal squelch level.
1: reduced 10Base-T squelch level for extended
cable length.
--- Reserved
Default
0
0
0
RW type
RO
R/W
RO
XR8(offset = d4h) - XCIIS, XCVR configuration information and interrupt status
15~10
---- Reserved
0
Speed configuration setting.
9
SPEED 0: the speed is 10Mb/s.
1
1: the speed is 100Mb/s.
Duplex configuration setting.
8
DUPLEX 0: the duplex mode is half.
0
1: the duplex mode is full.
PAUSE function configuration setting for flow
control.
7
PAUSE 0: PAUSE function is disabled.
0
1: PAUSE function is enabled
Auto-negotiation completed interrupt.
6
ANC 0: Auto-negotiation has not completed yet.
0
1: Auto-negotiation has completed.
Remote fault detected interrupt.
5
RFD 0: there is no remote fault detected.
0
1: remote fault is detected.
Link fail interrupt.
4
LS 0: link test status is up.
0
1: link is down.
Auto-negotiation acknowledge received
interrupt.
3
ANAR 0: there is no link code word received.
0
1: link code word is receive from link partner.
Parallel detection fault interrupt.
2
PDF 0: there is no parallel detection fault.
0
1: parallel detection is fault.
Auto-negotiation page received interrupt.
1
ANPR 0: there is no auto-negotiation page received.
0
1: auto-negotiation page is received.
RO
RO
RO
RO
RO/LH*
RO/LH*
RO/LH*
RO/LH*
RO/LH*
RO/LH*
63/82
Share Link: GO URL

All Rights Reserved © qdatasheet.com  [ Privacy Policy ] [ Contact Us ]