STLC1502 View Datasheet(PDF) - STMicroelectronics

Part Name

Description

MFG CO.

STLC1502

VOICE OVER IP PROCESSOR

STMicroelectronics 

1 2 3 4 5 6 7 8 9 10 Next

STLC1502

• Data Modem: V.34 datapump

• Rate selection

• High performance voice activity detector (VAD)

• Comfort noise generator (CNG)

• G.165 32 ms Line & acoustic echo canceller

• Low latency system implementation

Figure 1: Block diagram

3.0 SYSTEM OVERVIEW

Three main blocks can be identified in the device architecture: ARM domain, the D950 domain and the

Clocks tree domain.

3.1 ARM7 domain

The ARM domain is a multibus microprocessor system based on the ARM7TDMI processor.

• The system bus is based on the Advanced Microcontroller Bus Architecture (AMBA) that includes

two distinct buses:

• The Advanced High performance Bus (AHB) for high performances system modules

• The Advanced Peripheral Bus (APB) for low power peripherals.

• A high speed 32 bit data bus is provided to connect external memories.

• A controller for external static memory (ESM) and a controller for external dynamic memory (EDM)

are provided.

• Static memories, like FLASH EPROM, SRAM and dynamic memories like EDO, SDRAM, can be

2/81

Share Link: