STLC5046 View Datasheet(PDF) - STMicroelectronics
Part Name
Description
MFG CO.
'STLC5046' PDF : 27 Pages View PDF
STLC5046
In pin-strap mode the status of the control pins is
entered at power-on reset and refreshed at any
Frame Sync. cycle.
In MCU mode the control information is written to
or read from STLC5046 via the serial four wires
control bus :
CCLK : Control Clock
CS : Chip Select input
CI : Serial Data input
CO : Serial Data output
All control instructions require 2 bytes, with the ex-
ception of the single byte for command synchroni-
zation. The first byte specify the register address,
and the type of access (Read or Write).
The second byte contain the data to be loaded into
the register (on CI wire) or carried out the register
content (on CO wire) depending on the R/W bit of
the first byte. CO wire is normally in High Imped-
ance and goes to low impedance only during the
second byte in case of Read operation. This allows
to use a common wire for both CI/CO.
Serial data CI is shifted to the serial input register
on the rising edge of CCLK and CO is shifted out
on the falling.
CS, normally High, is set Low during the trans-
mission / reception of a byte, lasting 8CCLK
pulses .
Though, in general, two bytes of the same in-
struction take two CS separated cycles ,
STLC5046 can handle the data transfer in a sin-
gle 16 CCLK CS cycle, in both the directions.
One additional wire provided to the control inter-
face is an open drain interrupt output (INT) that
goes low when a change of status is detected on
the I/O pins.
SLIC CONTROL INTERFACE
The device provides 12 I/O pins plus 4 CS signals.
The interface can work in dynamic or static mode: it
can be selected by means of DIR register.
Dynamic Mode: the I/O pins are configured as
input or output by means of DIR register. The
CS signals are used to select the different SLIC
interface. In this case the I/O pin can be multi-
plexed. The data loaded from SLIC#n via I/O
pins configured as input can be read in the
DATAn register. The data written in a DATAn
register will be loaded on the I/O pins configured
as output when the Csn signal will be active.
Static Mode: The CS signal can be used as I/O
pins. They can be configured as input or out-
put I/O by means of DATA1 register. The data
corresponding to the CS signal can be read or
written by means of DATA2 register. All data
related to th other I/O pins can be read or writ-
ten by means of DATA0 register.
REGISTERS ADDRESSES (only MCU mode)
Addr.
00h
01h
02h
03h
04h
05h
06h
07h
08h
09h
0Ah
0Bh
0Ch
0Dh
0Eh
0Fh
10h
11h
12h
13h
14h
15h
16h
17h
18h
19h
1Ah
1Bh
1Ch
1Dh
1Eh
1Fh
20h
21h
22h
23h
24h
25h
26h
27h
31h
Name
CONF
DIR-L
DIR-H
DATA0-L
DATA0-H
DATA1-L
DATA1-H
DATA2-L
DATA2-H
DATA3-L
DATA3-H
GTX0
GTX1
GTX2
GTX3
GRX0
GRX1
GRX2
GRX3
DXA0
DXA1
DXA2
DXA3
DRA0
DRA1
DRA2
DRA3
PCMSH
DMASK-L
DMASK-H
CMASK
PCHK-A
PCHK-B
INT
ALARM
AMASK
LOOPB
TXG
RXG-1,0
RXG-3,2
SRID
Description
Configuration Register
I/O Direction (bit 7-0)
I/O Direction (bit 11-8)
I/O Data ch#0/ Static Data;
(bit 7-0)
I/O Data ch#0/ Static Data ;
(bit 11-8)
I/O Data ch#1 (bit 7-0) / CS
Direction
I/O Data ch#1 (bit 11-8)
I/O Data ch#1 (bit 7-0) / CS
Data
I/O Data ch#2 (bit 11-8)
I/O Data ch#3 (bit 7-0)
I/O Data ch#3 (bit 11-8)
Transmit Gain ch#0
Transmit Gain ch#1
Transmit Gain ch#2
Transmit Gain ch#3
Receive Gain ch#0
Receive Gain ch#1
Receive Gain ch#2
Receive Gain ch#3
Transmit Timeslot ch#0
Transmit Timeslot ch#1
Transmit Timeslot ch#2
Transmit Timeslot ch#3
Receive Timeslot ch#0
Receive Timeslot ch#1
Receive Timeslot ch#2
Receive Timeslot ch#3
PCM Shift Register
Interrupt Mask I/O Port (03h)
Interrupt Mask I/O Port (04h)
Interrupt Mask I/O Port (07h)
Persistency Check Time for
Input A
Persistency Check Time for
Input B
Interrupt Register
Alarm Register
Interrupt Mask for Alarm
Loopback Register
Transmit preamp. Gain
Receive preamp. Gain (ch1 ch0)
Receive preamp. Gain (ch3 ch2)
Silicon revision identification
code
10/27
Share Link: 
