STLC5412FN View Datasheet(PDF) - STMicroelectronics

Part Name

Description

MFG CO.

STLC5412FN

2B1Q U INTERFACE DEVICE ENHANCED WITH DECT MODE

STMicroelectronics 

Prev 11 12 13 14 15 16 17 18 19 20 Next

STLC5412

Bit Clock BCLK determines the data shift rate on

the Digital Interface. Depending on mode se-

lected, BCLK is an input which may be any multi-

ple of 8 kHz from 256 kHz to 6176 kHz or an out-

put at a frequency depending on the format and

the frequency selected. Possible frequencies are:

256 KHz, 512 KHz, 1536 KHz,

Figure 2: DSI Interface formats: MASTER mode.

2048 KHz, 2560 KHz.

In format 4 the use of 256kHz is forbidden.

BCLK is synchronous with FSa/b frame sync sig-

nal. When output, BCLK is phased locked to the

recovered clock received from the line.

16/74

Share Link: