STM32F301C6T6 View Datasheet(PDF) - STMicroelectronics
Part Name
Description
MFG CO.
STM32F301C6T6
STMicroelectronics
'STM32F301C6T6' PDF : 135 Pages View PDF
STM32F301x6 STM32F301x8
Electrical characteristics
Table 69. DAC characteristics (continued)
Symbol
Parameter
Conditions
Min Typ Max
Update
rate(3)
Max frequency for a
correct DAC_OUT
change when small
variation in the input
code (from code i to
i+1LSB)
CLOAD ≤50 pF,
RLOAD ≥ 5 kΩ
Wakeup time from off
tWAKEUP(3)
state (Setting the ENx
bit in the DAC Control
CLOAD ≤50 pF,
RLOAD ≥ 5 kΩ
register)
PSRR+ (1)
Power supply rejection
ratio (to VDDA) (static
DC measurement
CLOAD = 50 pF,
No RLOAD ≥ 5 kΩ,
-
-
1
- 6.5
10
- –67
–40
1. Guaranteed by design.
2. Quiescent mode refers to the state of the DAC a keeping steady value on the output, so no dynamic consumption is
involved.
3. Guaranteed by characterization results.
Unit
MS/s
µs
dB
Figure 33. 12-bit buffered /non-buffered DAC
%XIIHUHG1RQEXIIHUHG'$&
%XIIHU
5/
ELWGLJLWDO
WRDQDORJ
FRQYHUWHU
'$&B287[
&/
06 9
1. The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external
loads directly without the use of an external operational amplifier. The buffer can be bypassed by
configuring the BOFFx bit in the DAC_CR register.
6.3.20 Comparator characteristics
Symbol
Table 70. Comparator characteristics(1)(2)
Parameter
Conditions
Min.
Typ.
Max. Unit
VDDA Analog supply voltage
-
VIN
Comparator input voltage
range
-
VBG
Scaler input voltage
-
VSC
Scaler offset voltage
-
2
-
3.6
V
0
-
VDDA
V
-
VREFINIT
-
-
±5
±10 mV
DocID025146 Rev 6
109/135
114
Share Link: 