Timing diagram
Figure 5. Receiver propagation delay
STUSB02E
Figure 6. Driver propagation delay (CL = 50pF)
Minimum Timing LS and maximum timing FS
Figure 7. Enable and disable time circuit
Switch = GND for tPZH and tPHZ; V = VTRM for tPZL and tPLZ
12/20