Qdatasheet_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

SX1276 View Datasheet(PDF) - Semtech Corporation

Part Name
Description
MFG CO.
'SX1276' PDF : 132 Pages View PDF
WIRELESS, SENSING & TIMING
SX1276/77/78/79
DATASHEET
Name
(Address)
Bits
Variable Name
7-5 LnaGain
RegLna
(0x0C)
4-3 LnaBoostLf
2 reserved
1-0 LnaBoostHf
RegFifoAddrPtr
7-0
(0x0D)
RegFifoTxBaseAd
dr
7-0
(0x0E)
RegFifoRxBaseAd
dr
7-0
(0x0F)
RegFifoRxCurrent
Addr
7-0
(0x10)
FifoAddrPtr
FifoTxBaseAddr
FifoRxBaseAddr
FifoRxCurrentAddr
7
RxTimeoutMask
6
RxDoneMask
5
PayloadCrcErrorMask
4
RegIrqFlagsMask
(0x11)
3
ValidHeaderMask
TxDoneMask
2
CadDoneMask
1
FhssChangeChannelM
ask
0
CadDetectedMask
Mode Reset
LoRaTM Description
LNA gain setting:
000 not used
001 G1 = maximum gain
010 G2
rwx 0x01 011 G3
100 G4
101 G5
110 G6 = minimum gain
111 not used
Low Frequency (RFI_LF) LNA current adjustment
rw 0x00 00 Default LNA current
Other Reserved
rw 0x00 reserved
High Frequency (RFI_HF) LNA current adjustment
rw 0x00 00 Default LNA current
11 Boost on, 150% LNA current
Lora page registers
rw 0x00 SPI interface address pointer in FIFO data buffer.
rw 0x80 write base address in FIFO data buffer for TX modulator
rw 0x00 read base address in FIFO data buffer for RX demodulator
r
n/a Start address (in data buffer) of last packet received
rw
0x00
Timeout interrupt mask: setting this bit masks the corresponding
IRQ in RegIrqFlags
rw
0x00
Packet reception complete interrupt mask: setting this bit masks
the corresponding IRQ in RegIrqFlags
rw
0x00
Payload CRC error interrupt mask: setting this bit masks the
corresponding IRQ in RegIrqFlags
rw
0x00
Valid header received in Rx mask: setting this bit masks the
corresponding IRQ in RegIrqFlags
rw
0x00
FIFO Payload transmission complete interrupt mask: setting this
bit masks the corresponding IRQ in RegIrqFlags
rw
0x00
CAD complete interrupt mask: setting this bit masks the
corresponding IRQ in RegIrqFlags
rw
0x00
FHSS change channel interrupt mask: setting this bit masks the
corresponding IRQ in RegIrqFlags
rw
0x00
Cad Detected Interrupt Mask: setting this bit masks the
corresponding IRQ in RegIrqFlags
Rev. 4 - March 2015
©2015 Semtech Corporation
Page 110
www.semtech.com
Share Link: GO URL

All Rights Reserved © qdatasheet.com  [ Privacy Policy ] [ Contact Us ]