TDA9116 View Datasheet(PDF) - STMicroelectronics
Part Name
Description
MFG CO.
'TDA9116' PDF : 47 Pages View PDF
TDA9116
generated from the output vertical deflection drive
waveform, they both track with real vertical ampli-
tude and position (including breathing compensa-
tion), thus being fixed on the screen. Refer to I2C
BUS CONTROL REGISTER MAP on page 22 for
details on I2C bus controls.
Figure 7. Horizontal timing diagram
H-sync
(polarized)
tHph
min max
PLL1lock
REF1
(internal)
VHPosF
max.
H-Osc med.
(VCO) min.
VS(0)
7/8TH
TH
VHVOHTH(mmPmIhO2earOiCnTHdx.h.S.i)rL0000000000000000000000o0000000000000000000000 0000000000000000000000
H-flyback
VThrHFly
PLL2
control
current
tS +
-
H-drive ON
ON
OFF
(on HOut)
H-drive
region
000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000
tHoff
forced high forced low
H-drive tph(max) 000000000000000000000000000000000000000000
region
0000000000000000000000000000000000000
0000000000000000000000000000000000000
0000000000000000000000000000000000000
inhibited
tS: HOT storage time
Figure 8. HFly input configuration
HFelyxt.1000000000000000002 int.
~500Ω
~20kΩ
GND
10.3.6 - Output Section
The H-drive signal is inhibited (high level) during
flyback pulse, and also when
X-ray protection is activated
(VXCRCaiysAtolaormlowI2,Cwhbeuns
flag set to 1) and when I2C bus bit HBOutEn is set
to 0 (default position).
The duty cycle of the H-drive signal is controlled
via I2C bus register HDUTY. This is overruled dur-
ing soft-start and soft-stop procedures (see sub
chapter Soft-start and soft-stop on H-drive on
page 30 and Figure 10).
The PLL2 is followed by a rapid phase shifting
which accepts the signal from H-moiré canceller
(see sub chapter Horizontal moiré cancellation on
page 30)
The output stage consists of a NPN bipolar tran-
sistor, the collector of which is routed to HOut pin
(see Figure 9).
Figure 9. HOut configuraintito.20000000000000n6eHxtO. ut
Non-conductive state of HOT (Horizontal Output
Transistor) must correspond to non-conductive
state of the device output transistor.
10.3.7 - Soft-start and soft-stop on H-drive
The soft-start and soft-stop procedure is carried
out at each switch-on or switch-off of the H-drive
signal, either via HBOutEn I2C bus bit or after re-
set of XRayAlarm I2C bus flag, to protect external
power components. By its second function, the ex-
ternal capacitor on pin HPosF is used to time out
this procedure, during which the duty cycle of H-
drive signal starts at its maximum (“tHoff/TH for soft
start/stop” in electrical specifications) and slowly
decreases to the value determined by the control
I2C bus register HDUTY (vice versa at soft-stop).
This is controlled by voltage on pin HPosF. See
Figure 10 and sub chapter Safety functions on
page 37.
10.3.8 - Horizontal moiré cancellation
The horizontal moiré canceller is intended to blur a
potential beat between the horizontal video pixel
period and the CRT pixel width, which causes vis-
ible moiré patterns in the picture.
On pin HMoiré, in position “External” of I2C bus bit
HMoiMode, it generates a square line-synchro-
nized waveform with amplitude adjustable through
HMOIRE I2C bus control. In position “Internal” of
I2C bus bit HMoiMode, it introduces a microscopic
indent on horizontal scan lines by injecting little
controlled phase shifts to output circuitry of the
horizontal section. Their amplitude is adjustable
through HMOIRE I2C bus control.
Only one H-moiré, internal or external, is generat-
ed at a time. In internal H-moiré mode, a DC volt-
30/47
Share Link: 
