WM8772SEDS/RV View Datasheet(PDF) - Cirrus Logic
Part Name
Description
MFG CO.
'WM8772SEDS/RV' PDF : 73 Pages View PDF
WM8772EDS – 28 LEAD SSOP
Production Data
MASTER MODE LRC FREQUENCY SELECT
In Master mode the WM8772EDS generates LRC and BCLK. These clocks are derived from the
master clock and the ratio of MCLK to LRC is set by RATE.
REGISTER ADDRESS
0001010
Interface Control
BIT LABEL DEFAULT
8:6 RATE [2:0]
010
DESCRIPTION
Master Mode
MCLK:LRC Ratio Select:
000: 128fs (DAC only)
001: 192fs (DAC only)
010: 256fs
011: 384fs
100: 512fs
101: 768fs
ADC OVERSAMPLING RATE SELECT
For ADC operation at 96kHz it is recommended that the user set the ADCOSR bit. This changes the
ADC signal processing oversample rate to 64fs. The 64fs oversampling rate is only available in
modes were a 96KHz rate is supported, i.e. 256fs or 384fs. In all other modes the ADC will stay in a
128fs oversampling rate irrespective of what this bit is set to.
REGISTER ADDRESS BIT
0001011
8
ADC Oversampling Rate
LABEL
ADCOSR
DEFAULT
DESCRIPTION
0
ADC Oversampling Rate Select:
0: 128x oversampling
1: 64x oversampling
ADC HIGHPASS FILTER DISABLE
The ADC digital filters contain a digital highpass filter. This defaults to enabled and can be disabled
using software control bit ADCHPD.
REGISTER ADDRESS
0001100
ADC Control
BIT LABEL
3 ADCHPD
DEFAULT
0
DESCRIPTION
ADC Highpass Filter Disable:
0: Highpass filter enabled
1: Highpass filter disabled
MUTE PIN DECODE
The MUTE pin can either be used an output or an input. When used as an input the MUTE pins
action can controlled by setting the DZFM bit to select the corresponding DAC for applying the MUTE
to. As an output its meaning is selected by the DZFM control bits. By default selecting the MUTE to
represent if DAC1 has received more than 1024 midrail samples will cause the MUTE to be asserted
a softmute on DAC1. Disabling the decode block will cause any logical high on the MUTE pin to
apply a softmute to all DAC’s.
REGISTER ADDRESS BIT
0001100
6
ADC Control
LABEL
MPD
DEFAULT
0
DESCRIPTION
MUTE Pin Decode Disable:
0: MUTE pin decode enable
1: MUTE pin decode disable
w
PD Rev 4.2 October 2005
36
Share Link: 
