XR68C681 View Datasheet(PDF) - Exar Corporation

Part Name

Description

MFG CO.

XR68C681

CMOS Dual Channel UART(DUART)

Exar Corporation

'XR68C681' PDF : 75 Pages View PDF

Prev 51 52 53 54 55 56 57 58 59 60 Next

XR68C681
( ' ' (% (- %((G$ $ ++'
%(%%( + ' ' (% (%
+ (%$ ( Figure 24 $ Figure 26
MR2n[3:0] - Stop Bit Length
(% ( +($ -% $( + % (%
$$ ' %($ ' ' (
$( + ./ ( ( $ ./ ( (%" (
('% + ./ (% ' -$ + ' '
- % + /" @ $ < (% 6 ( ' '" % (
$( ' -$ + ./ ( (%
#+ ! ! ''3 (% -$ + %(
''3 5" M1N J %'% % ( $( +
( ( $ M1N J %'% $( + (
(% + %(%%(
'( & ' '3% + 3 '$(( '
+ +(% % ( (%" ( ( + % $
(& ( (% %$ -$%% + -$
%($ % ( - #+ '( $% %
H3I H 2I 2 (% +--$ ( %
-(%
G.4 Status Register, SRn
%% -(% ($% % ( %%
9 $ 9 '( $ %( # %"
%'(&K $ %% ($ , (
% + C(& + '( + $ &
'( # %% ($('% %+ ( $
%&%% $ % , ' '3 $ % (+
%( (% & $. (% $& + $ +
, # %% ($('% % ($('
9 % ' '" (' (% ((- $
& ," (% + $ (' + '((- &
' '% ( %( $
'( # %% ($('% '$ (
( + %% -(%
( + %% -(% % % +
& $ '( % (+ + %
-(% $ $(%'%%( + ' ( +%4
Bit 7
Received
Break
J 8
J E%
Bit 6
Framing
Error
J 8
J E%
Bit 5
Parity Error
J 8
J E%
Bit 4
Overrun
Error
J 8
J E%
Bit 3
TXEMT
J 8
J E%
Bit 2
TXRDY
J 8
J E%
Bit 1
FFULL
J 8
J E%
Table 19. The Bit Format of the Status Register’s SRA and SRB
Bit 0
RXRDY
J 8
J E%
SRn[7] Received Break
(% ( ($('% G ' ' +
-$ ' ' - % '($ (
% ( & %(- # %(( (% ''($
3 (% '($ $$(( %+% ( #
( (($ ( 5 ( % 3(- % +
% + ( ( (% (% $+($ % %''%%(
$-% + ( ! ! ''3
A (% ( (% %" ' .% H9802 #8 *27
I ( ( # (% % ( ( # (% % %
$ + 3 '$((" % $+($ " (%
$'$
' (.% 3 $' -(' ' $' 3% -(
( ($$ + ' ' 9" 3 %
%(% ( $ + ! ' ' ( ( $ + (
$'$
#+ $ + ' % %
H 'I $" (% ( & (% ' '
+ 9 (% ( ( '$ (+ 5
( (% - -(' H (- I " ( !
' '
#+ H2I $ % % H*'3I $" (%
(" ' % ( ( %%$ ( H22
2 I '$ % (3$ %
% Table 2
SRn[6] Framing Error
(- '( + ' ' (%" $ &
%%'($ (& (" '( ( ' '3 + H3I
'$(( (( +(- % $ (& (
(% H3I '$(( (% , ( #+ '( $%

6

Share Link: