XR82C684CJ View Datasheet(PDF) - Exar Corporation

Part Name

Description

MFG CO.

XR82C684CJ

CMOS Quad Channel UART (QUART)

Exar Corporation 

Prev 41 42 43 44 45 46 47 48 49 50 Next

XR82C684

' *(,   (   ?   (% (*'   

?0
+ E     I(% ( %('(,#

( 3( %% (% $:   (% '( 3(# ( # '%

  $: ( *  
+   %% '  
+

% '  (% ' (%'( #  
+   3(

%%   $: %(,  (% 3( (  %%   $
=

$ '6 3, (        %

*   %% $
= %(, (%  (*      

  & " '&' 3(   /$
=1  /$

'6 3,1 '&' # ( % %    $
=

%(,# 3( '   ' % *  *   $ >' 

,(%% $>  $>   ! )%  (%  3( 

 &  
+#   , '   3(  '  

   ( ( %('  ( $   '% *  

?0
+#  (%  '( (%  . ( %% 3 (' (%

( *    *  3(, 

Most Significant Byte

Bit Bit Bit Bit Bit Bit Bit

15 14 13 12 11 10 9

% *   $ ,(% 3( (  
+

Least Significant Byte

Bit Bit Bit Bit Bit Bit Bit Bit Bit

876543210

  B  % (,(*(' )(% 3( (   $ 

>'  ,(%% *   

Table 10. The Relationship Between the Contents of the Interrupt Vector Registers (of the QUART)

and the Location of the Interrupt Service Routine (Z-80 CPU)

Note: The LSB of the IVR is always set to “0” once read by the CPU. Interrupt Service Routines must begin at even addresses.

(( &#   % %  3 *   ' %   -%   % (   $ ,(% *  
+# (,  (

  9

!  !B

%%

!' 

('(&

*  >''  (, 

( (& ( 

  3 ( (&

( 

G

  4

$5$

$5




  @

!  !B

$:

E

!

5

$



Z80 CPU

5E

5

$:

$:

E

!

$
=

XR82C684

Figure 23. Schematic of an Approach to Interface the QUART to the Z-80 CPU (for Z-Mode Operation)

 

@

Share Link: