XRT7302IV View Datasheet(PDF) - Exar Corporation
Part Name
Description
MFG CO.
'XRT7302IV' PDF : 62 Pages View PDF
áç
PIN DESCRIPTION
PIN #
42
SIGNAL NAME
REGR/
(RxClkNV)
43
GND
44
VDD
45
EXClk1
46
RLOL1
2 CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT
XRT7302
REV. 1.1.6
TYPE
I
****
****
I
O
DESCRIPTION
Register Reset Input pin (Invert RxClk(n)) Output - Select):
The function of this pin depends upon whether the XRT7302 is operating in
the HOST Mode or in the Hardware Mode.
NOTE: This pin is internally pulled "High".
In the HOST-Mode - Register Reset Input pin:
Setting this input pin "Low" causes the XRT7302 to reset the contents of the
Command Registers to their default settings and default operating configura-
tion.
In the Hardware Mode - Invert RxClk Output Select:
Setting this input pin "High" configures the Receive Section of all Channels in
the XRT7302 to invert their RxClk(n) clock output signals and configures
Channel (n) to output the recovered data via the RPOS(n) and RNEG(n) out-
put pins on the falling edge of RxClk(n).
Setting this pin "Low" configures Channel (n) to output the recovered data via
the RPOS(n) and RNEG(n) output pins on the rising edge of RxClk(n).
ExClk Reference GND
ExClk Reference VDD
External Reference Clock Input - Channel 1:
Apply a 34.368 MHz clock signal for E3 applications, a 44.736 MHz clock sig-
nal for DS3 applications or a 51.84 MHz clock signal for SONET STS-1 appli-
cations.
The Clock Recovery PLL in Channel 1 uses this signal as a Reference Signal
for Declaring and Clearing the Receive Loss of Lock Alarm.
NOTES:
1. It is permissible to use the same clock which is also driving the TxClk
input pin.
2. It is permissible to operate the two Channels at different data rates
Receive Loss of Lock Output Indicator - Channel 1:
This output pin toggles "High" if Channel 1 of the XRT7302 has detected a
Loss of Lock Condition. Channel 1 declares an LOL (Loss of Lock) Condition
if the recovered clock frequency deviates from the Reference Clock frequency
(available at the EXClk(n) input pin) by more than 0.5%.
47
LCV1
O Line Code Violation Indicator - Channel 1:
Whenever the Receive Section of Channel 1 detects a Line Code Violation, it
pulses this output pin "High". This output pin remains "Low" at all other times.
NOTE: The XRT7302 outputs an NRZ pulse via this output pin. It is advisable
to sample this output pin via the RxClk1 clock output signal.
48
RLOS1
O Receive Loss of Signal Output Indicator - Channel 1:
This output pin toggles "High" if Channel 1 in the XRT7302 has detected a
Loss of Signal Condition in the incoming line signal.
The criteria the XRT7302 uses to declare an LOS Condition depends upon
whether it is operating in the E3 or STS-1/DS3 Mode.
49
DGND
**** Receive Digital Ground - Channel 1
9
Share Link: 
