xr
XRT83L34
QUAD T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR REV. 1.0.1
SIGNAL NAME
RD_DS
TAOS_1
PIN #
70
70
TYPE
I
DESCRIPTION
Read Strobe/Data Strobe/Transmit All Ones Command Input - Channel
1:
The exact function of this input pin depends upon whether the XRT83L34
device has been configure to operate in the HOST or Hardware Mode, as
described below.
HOST Mode Operation - READ Strobe/Data Strobe Input:
The exact function of this input pin depends upon which mode the Micropro-
cessor Interface has been configured to operate in, as described below.
Intel-Asynchronous Mode - RD* - READ Strobe Input:
If the MIcroprocessor Interface is operating in the Intel-Asynchronous Mode,
then this input pin will function as the RD* (Active Low READ Strobe) input
signal from the Microprocessor. Once this active-low signal is asserted, then
the XRT83L34 device will place the contents of the addressed register on the
Microprocessor Interface Bi-Directional Data Bus (D[7:0]). When this signal
is negated, then the Bi-Directional Data Bus will be tri-stated.
Motorola-Asynchronous Mode - DS* - Data Strobe Input:
If the Microprocessor Interface is operating in the Motorola-Asynchronous
Mode, then this input pin will function as the DS* (Data Strobe) input signal
.
Hardware Mode Operation - Transmit All One Command Input - Channel
1:
See “Transmit All Ones Command Input - Channel n: (Hardware
Mode ONLY)” on page 12.
NOTE: Internally pulled “Low” with a 50kΩ resistor.
14