Qdatasheet_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

XRT83SL28ES View Datasheet(PDF) - Exar Corporation

Part Name
Description
MFG CO.
XRT83SL28ES
Exar
Exar Corporation Exar
'XRT83SL28ES' PDF : 47 Pages View PDF
XRT83SL28
8-CHANNEL E1 SHORT-HAUL LINE INTERFACE UNIT
xr
REV. 1.0.0
1.0 RECEIVE PATH LINE INTERFACE
The receive path of the XRT83SL28 LIU consists of 8 independent E1 receivers. The following section
describes the complete receive path from RTIP/RRING inputs to RCLK/RPOS/RNEG outputs. A simplified
block diagram of the receive path is shown in Figure 4.
FIGURE 4. SIMPLIFIED BLOCK DIAGRAM OF THE RECEIVE PATH LINE TERMINATION (RTIP/RRING)
RCLK
RPOS
RNEG
HDB3
Decoder
Rx Jitter
Attenuator
Clock & Data
Recovery
Peak Detector
& Slicer
RTIP
RRING
1.1 Internal Termination
The input stage of the receive path accepts standard E1 coaxial cable or E1 twisted pair inputs through RTIP
and RRING. The physical interface is optimized by placing the terminating impedance inside the LIU. This
allows one bill of materials for all modes of operation reducing the number of external components necessary
in system design. The receive termination impedance is selected by programming TERSEL[1:0] to match the
line impedance. The XRT83SL28 has the ability to switch the internal termination to "High" impedance for
redundancy applications. See Redundancy in the Applications Section of this datasheet. Selecting the internal
impedance is shown in Table 1. A typical connection diagram is shown in Figure 5.
TABLE 1: SELECTING THE INTERNAL IMPEDANCE
TERSEL[1:0]
RECEIVE TERMINATION
0h (00)
75for Tx and "High-Z" for Rx
1h (01)
120for Tx and "High-Z" for Rx
2h (10)
75for Tx and Rx
3h (11)
120for Tx and Rx
FIGURE 5. TYPICAL CONNECTION DIAGRAM USING INTERNAL TERMINATION
XRT83SL28 LIU
RTIP
Receiver
Input
RRING
Internal Impedance
1:1
Line Interface E1
One Bill of Materials
14
Share Link: GO URL

All Rights Reserved © qdatasheet.com  [ Privacy Policy ] [ Contact Us ]