XRT83SL34 View Datasheet(PDF) - Exar Corporation
Part Name
Description
MFG CO.
'XRT83SL34' PDF : 80 Pages View PDF
XRT83SL34
QUAD T1/E1/J1 SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR
REV. P1.0.8
PRELIMINARY
TABLE 27: MICROPROCESSOR REGISTER #8, BIT DESCRIPTION
REGISTER ADDRESS
0001000
0011000
0101000
0111000
CHANNEL_n
CHANNEL_0
CHANNEL_1
CHANNEL_2
CHANNEL_3
FUNCTION
REGISTER
TYPE
RESET
VALUE
BIT #
NAME
D7
Reserved
R/W
0
D6-D0
B6S1_n - Arbitrary Transmit Pulse Shape, Segment 1:The shape of
R/W
0
B0S1_n each channel’s transmitted pulse can be made independently
user programmable by selecting “Arbitrary Pulse” mode in
Table 5. The arbitrary pulse is divided into eight time seg-
ments whose combined duration is equal to one period of
MCLK.
This 7 bit number represents the amplitude of the nth chan-
nel's arbitrary pulse during the first time segment. B6S1_n-
B0S1_n is in signed magnitude format with B6S1_n as the
sign bit and B0S1_n as the least significant bit (LSB).
TABLE 28: MICROPROCESSOR REGISTER #9, BIT DESCRIPTION
REGISTER ADDRESS
0001001
0011001
0101001
0111001
CHANNEL_n
CHANNEL_0
CHANNEL_1
CHANNEL_2
CHANNEL_3
FUNCTION
REGISTER
TYPE
RESET
VALUE
BIT #
NAME
D7
Reserved
R/W
0
D6-D0
B6S2_n - Arbitrary Transmit Pulse Shape, Segment 2
R/W
0
B0S2_n
The shape of each channel's transmitted pulse can be made
independently user programmable by selecting “Arbitrary
Pulse” mode in Table 5. The arbitrary pulse is divided into
eight time segments whose combined duration is equal to one
period of MCLK.
This 7 bit number represents the amplitude of the nth chan-
nel's arbitrary pulse during the second time segment. B6S2_n-
B0S2_n is in signed magnitude format with B6S2_n as the
sign bit and B0S2_n as the least significant bit (LSB).
57
Share Link: 
