XRT83SL38IB View Datasheet(PDF) - Exar Corporation
Part Name
Description
MFG CO.
'XRT83SL38IB' PDF : 88 Pages View PDF
XRT83SL38
OCTAL T1/E1/J1 SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR
PRELIMINARY
REV. P1.1.0
TABLE 25: MICROPROCESSOR REGISTER #6, BIT DESCRIPTION
REGISTER ADDRESS
00000110
00010110
00100110
00110110
01000110
01010110
01100110
01110110
CHANNEL_n
CHANNEL_0
CHANNEL_1
CHANNEL_2
CHANNEL_3
CHANNEL_4
CHANNEL_5
CHANNEL_6
CHANNEL_7
FUNCTION
REGISTER
TYPE
RESET
VALUE
BIT #
NAME
D7
Reserved
RO
0
D6
DMOIS_n Driver Monitor Output Interrupt Status: This bit is set to a
RUR
0
“1” every time the DMO status has changed since last read.
NOTE: This bit is reset upon read.
D5
FLSIS_n FIFO Limit Interrupt Status: This bit is set to a “1” every time RUR
0
when FIFO Limit (Read/Write pointer with +/- 3 bits apart) sta-
tus has changed since last read.
NOTE: This bit is reset upon read.
D4
LCVIS_n Line Code Violation Interrupt Status: This bit is set to a “1” RUR
0
every time when LCV status has changed since last read.
NOTE: This bit is reset upon read.
D3
NLCDIS_n Network Loop-Code Detection Interrupt Status: This bit is RUR
0
set to a “1” every time when NLCD status has changed since
last read.
NOTE: This bit is reset upon read.
D2
AISDIS_n AIS Detection Interrupt Status: This bit is set to a “1” every RUR
0
time when AISD status has changed since last read.
NOTE: This bit is reset upon read.
D1
RLOSIS_n Receive Loss of Signal Interrupt Status: This bit is set to a RUR
0
“1” every time RLOS status has changed since last read.
NOTE: This bit is reset upon read.
D0
QRPDIS_n Quasi-Random Pattern Detection Interrupt Status: This bit RUR
0
is set to a “1” every time when QRPD status has changed
since last read.
NOTE: This bit is reset upon read.
60
Share Link: 
