Qdatasheet_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

Z0220516PSCR4292 View Datasheet(PDF) - Zilog

Part Name
Description
MFG CO.
'Z0220516PSCR4292' PDF : 30 Pages View PDF
1 2 3 4 5 6 7 8 9 10 Next
Z02205
Modem Controller
Additional Timing Table (SCLK/TCLK = XTAL/2)
Note
[3]
No
Symbol
Parameter
VCC
1
TpC
Input Clock Period
5.5V
5.5V
2
TrC,TfC
Clock Input Rise & Fall Times
5.5V
3
TwC
Input Clock Width
5.5V
5.5V
4
TwTinL
Timer Input Low Width
5.5V
5
TwTinH
Timer Input High Width
5.5V
6
TpTin
Timer Input Period
5.5V
7
TrTin, TfTin
Timer Input Rise & Fall Timer
5.5V
8A
TwIL
Int. Request Low Time
5.5V
8B
TwIL
Int. Request Low Time
5.5V
9
TwIH
Int. Request Input High Time
5.5V
10
Twsm
Stop-Mode Recovery Width Spec 5.5V
11
Tost
Oscillator Startup Time
5.5V
TA = 0°C to +70°C
16 MHz
Min
Max
62.5
DC
250
DC
15
31
125
70
5TpC
8TpC
100
70
5TpC
5TpC
12
5TpC
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
12
Twdt
Watch-Dog Timer Delay Time
5.5V
3.5
ms
before time-out
5.5V
7
ms
5.5V
14
ms
5.5V
56
ms
13
TPOR
Power-On Reset Delay
5.5V
1.5
13
ms
Notes::
1. Timing Reference uses 0.7 VCC for a logic 1 and 0.2 VCC for a logic 0.
2. Interrupt request via Port 3 (P31–P33).
3. Interrupt request via Port 3 (P30).
4. SMR–D5 = 0.
5. Reg. WDTMR.
6. The VDD voltage specification of 5.5V guarantees 5.0V ± 0.5V.
7. Standard Oscillator mode, Pcon RegD7=1.
8. Maximum frequency for external XTAL Clock is 4MHz when using low EMI oscillator mode, Pcon Reg D7=0.
ZiLOG
Notes
1,7
1,8
1
1
1,8
1
1
1
1
1,2
1,3
1,2
4
D1, D0
[Note]
0, 0 [5]
0, 1 [5]
1, 0 [5]
1, 1 [5]
8
PS001000-MOD0599
Share Link: GO URL

All Rights Reserved © qdatasheet.com  [ Privacy Policy ] [ Contact Us ]