Z86E6320PSC View Datasheet(PDF) - Zilog

Part Name

Description

MFG CO.

Z86E6320PSC

CMOS Z8® 16K/32K EPROM MICROCONTROLLER

Zilog

'Z86E6320PSC' PDF : 45 Pages View PDF

Prev 31 32 33 34 35 36 37 38 39 40 Next

INSTRUCTION SUMMARY
PRELIMINARY
Instruction
and Operation
ADC dst, src
dst←dst + src +C
ADD dst, src
dst←dst + src
AND dst, src
dst←dst AND src
CALL dst
SP←SP – 2
@SP←PC,
PC←dst
CCF
C←NOT C
CLR dst
dst←0
COM dst
dst←NOT dst
CP dst, src
dst – src
DA dst
dst←DA dst
DEC dst
dst←dst – 1
DECW dst
dst←dst – 1
DI
IMR(7)←0
DJNZr, dst
r←r – 1
if r ≠ 0
PC←PC + dst
Range: +127,
–128
EI
IMR(7)←1
HALT
Address Opcode
Mode Byte
dst src (Hex)
†
1[ ]
†
0[ ]
†
5[ ]
DA
D6
IRR
D4
EF
R
B0
IR
B1
R
60
IR
61
†
A[ ]
R
40
IR
41
R
00
IR
01
RR
80
IR
81
8F
RA
rA
r=0-F
9F
7F
Flags Affected
C Z S V DH
TTTT0T
TTTT0T
- TT0 --
- - - - --
T- - - --
- - - - --
- TT0 --
TTTT--
TTTX --
- TTT--
- TTT--
- - - - --
- - - - --
- - - - --
- - - - --
Instruction
and Operation
INC dst
dst←dst + 1
INCW dst
dst←dst + 1
IRET
FLAGS←@SP;
SP←SP + 1
PC←@SP;
SP←SP + 2;
IMR(7)←1
JP cc, dst
if cc is true,
PC←dst
JR cc, dst
if cc is true,
PC←PC + dst
Range: +127,
–128
LD dst, src
dst←src
LDC dst, src
dst←src
LDCI dst, src
dst←src
r←r + 1;
rr←rr + 1
Z86E61/E63 Z8® MCU
WITH 16K/32K EPROM
Address Opcode
Mode Byte
dst src (Hex)
r
rE
r=0–F
R
20
IR
21
RR
A0
IR
A1
BF
Flags Affected
C Z S V DH
- TTT--
- TTT--
T T T T TT
DA
cD
- - - - --
c=0–F
IRR
30
RA
cB
- - - - --
c=0–F
r Im
rR
Rr
rX
Xr
r Ir
Ir r
RR
R IR
R IM
IR IM
IR R
r Irr
rC
r8
r9
r=0–F
C7
D7
E3
F3
E4
E5
E6
E7
F5
C2
- - - - --
- - - - --
Ir Irr C3
- - - - --
39

Share Link: