Z8F022ASB020SG View Datasheet(PDF) - Zilog
Part Name
Description
MFG CO.
'Z8F022ASB020SG' PDF : 282 Pages View PDF
Z8 Encore! XP® F082A Series
Product Specification
242
On-Chip Debugger Timing
Figure 36 and Table 145 provide timing information for the DBG pin. The DBG pin tim-
ing specifications assume a 4 ns maximum rise and fall time.
TCLK
XIN
T1
DBG
(Output)
DBG
(Input)
T2
Output Data
T3
T4
Input Data
Figure 36. On-Chip Debugger Timing
Table 145. On-Chip Debugger Timing
Parameter Abbreviation
DBG
T1
T2
T3
T4
XIN Rise to DBG Valid Delay
XIN Rise to DBG Output Hold Time
DBG to XIN Rise Input Setup Time
DBG to XIN Rise Input Hold Time
Delay (ns)
Minimum Maximum
–
15
2
–
5
–
5
–
PS022827-1212
P R E L I M I N A R Y On-Chip Peripheral AC and DC Electrical
Share Link: 
