Z8F082APB020EG View Datasheet(PDF) - Zilog

Part Name

Description

MFG CO.

Z8F082APB020EG

High-Performance 8-Bit Microcontrollers Z8 Encore! XP® F082A Series

Zilog 

Prev 101 102 103 104 105 106 107 108 109 110 Next

Z8 Encore! XP® F082A Series

Product Specification

87

Bit

[6]

TPOL

Description (Continued)

Timer Input/Output Polarity

Operation of this bit is a function of the current operating mode of the timer.

ONE-SHOT Mode

When the timer is disabled, the Timer Output signal is set to the value of this bit. When the

timer is enabled, the Timer Output signal is complemented upon timer Reload.

CONTINUOUS Mode

When the timer is disabled, the Timer Output signal is set to the value of this bit. When the

timer is enabled, the Timer Output signal is complemented upon timer Reload.

COUNTER Mode

If the timer is enabled the Timer Output signal is complemented after timer reload.

0 = Count occurs on the rising edge of the Timer Input signal.

1 = Count occurs on the falling edge of the Timer Input signal.

PWM SINGLE OUTPUT Mode

0 = Timer Output is forced Low (0) when the timer is disabled. When enabled, the Timer Output

is forced High (1) upon PWM count match and forced Low (0) upon reload.

1 = Timer Output is forced High (1) when the timer is disabled. When enabled, the Timer Out-

put is forced Low (0) upon PWM count match and forced High (1) upon reload.

CAPTURE Mode

0 = Count is captured on the rising edge of the Timer Input signal.

1 = Count is captured on the falling edge of the Timer Input signal.

COMPARE Mode

When the timer is disabled, the Timer Output signal is set to the value of this bit. When the

timer is enabled, the Timer Output signal is complemented upon timer Reload.

PS022827-1212

PRELIMINARY

Timer Control Register Definitions

Share Link: