Qdatasheet_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

74ABT377CSCX Datasheet PDF - Fairchild Semiconductor

74ABT377 image

Part Name
74ABT377CSCX

Other PDF
  no available.

PDF
DOWNLOAD     

page
9 Pages

File Size
99.2 kB

MFG CO.
Fairchild
Fairchild Semiconductor Fairchild

General Description
The ABT377 has eight edge-triggered, D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) input loads all flip-flops simultaneously when the Clock Enable (CE) is LOW.
The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop’s Q output. The CE input must be stable only one setup time prior to the LOW-to-HIGH clock transition for predictable operation.


FEATUREs
■ Clock enable for address and data synchronization applications
■ Eight edge-triggered D-type flip-flops
■ Buffered common clock
■ See ABT273 for master reset version
■ See ABT373 for transparent latch version
■ See ABT374 for 3-STATE version
■ Output sink capability of 64 mA, source capability of 32 mA
■ Guaranteed latchup protection
■ High impedance glitch free bus loading during entire
   power up and power down cycle
■ Non-destructive hot insertion capability
■ Disable time less than enable time to avoid bus contention


Share Link: GO URL

All Rights Reserved © qdatasheet.com  [ Privacy Policy ] [ Contact Us ]