Qdatasheet_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

AS7C33256PFS32A-166TQC Datasheet PDF - Alliance Semiconductor

AS7C33256PFS32A image

Part Name
AS7C33256PFS32A-166TQC

Other PDF
  no available.

PDF
DOWNLOAD     

page
11 Pages

File Size
190.3 kB

MFG CO.
Alliance
Alliance Semiconductor Alliance

Functional description
The AS7C33256PFS32A and AS7C33256PFS36A are high-performance CMOS 8-Mbit synchronous Static Random Access Memory (SRAM) devices organized as 262,144 words x 32 or 36 bits, and incorporate a two-stage register-register pipeline for highest frequency on any given technology.


FEATUREs
• Organization: 262,144 words x 32 or 36 bits
• Fast clock speeds to 166 MHz in LVTTL/LVCMOS
• Fast clock to data access: 3.5/3.8/4.0/5.0 ns
• Fast OE access time: 3.5/3.8/4.0/5.0 ns
• Fully synchronous register-to-register operation
• Single register “Flow-through” mode
• Single-cycle deselect
    - Dual-cycle deselect also available (AS7C33256PFD32A/ AS7C33256PFD36A)
• Pentium®* compatible architecture and timing
• Asynchronous output enable control
• Economical 100-pin TQFP package
• Byte write enables
• Multiple chip enables for easy expansion
• 3.3 core power supply
• 2.5V or 3.3V I/O operation with separate VDDQ
• 30 mW typical standby power in power down mode
• NTD™* pipeline architecture available (AS7C33256NTD32A/ AS7C33256NTD36A)


Share Link: GO URL

All Rights Reserved © qdatasheet.com  [ Privacy Policy ] [ Contact Us ]