Qdatasheet_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

PC28F640P33BF60D Datasheet PDF - Numonyx -> Micron

PC28F640P33BF60D image

Part Name
PC28F640P33BF60D

Other PDF
  no available.

PDF
DOWNLOAD     

page
88 Pages

File Size
1.3 MB

MFG CO.
Numonyx
Numonyx -> Micron Numonyx

Introduction
   This document provides information about the Numonyx® P33-65nm Single Bit per Cell (SBC) Flash Memory and describes its features, operations, and specifications.
   P33-65nm SBC device is offered in 64-Mbit and 128-Mbit densities. Benefits include high-speed interface NOR device, and support for code and data storage. Features include high-performance synchronous-burst read mode, a dramatical improvement in buffer program time through larger buffer size, fast asynchronous access times, low power, flexible security options, and two industry-standard package choices.
   P33-65nm SBC device is manufactured using 65nm process technology.

Overview
   This family of devices provides high performance at low voltage on a 16-bit data bus. Individually erasable memory blocks are sized for optimum code and data storage.
   Upon initial power-up or return from reset, the device defaults to asynchronous pagemode read. Configuring the RCR enables synchronous burst-mode reads. In synchronous burst mode, output data is synchronized with a user-supplied clock signal. A WAIT signal provides an easy CPU-to-flash memory synchronization.

Product Features
â—¾ High performance:
   â€” 60ns initial access time for Easy BGA
   â€” 70ns initial access time for TSOP
   â€” 25ns 8-word asynchronous-page read
      mode
   â€” 52MHz with zero wait states, 17ns 
      clock-to-data output synchronous-burst read mode
   â€” 4-, 8-, 16-, and continuous-word options
      for burst mode
   â€” 3.0V buffered programming at 1.8MByte/s
      (Typ) using 256-word buffer
   â€” Buffered Enhanced Factory Programming at
      3.2MByte/s (typ) using 256-word buffer
â—¾ Architecture:
   â€” Asymmetrically-blocked architecture
   â€” Four 32-KByte parameter blocks: top or
      bottom configuration
   â€” 128-KByte main blocks
   â€” Blank Check to verify an erased block
â—¾ Voltage and Power:
   â€” VCC (core) voltage: 2.3V – 3.6V
   â€” VCCQ (I/O) voltage: 2.3V – 3.6V
   â€” Standby current: 35μA(Typ) for 64-Mbit,
      50μA(Typ) for 128-Mbit
   â€” Continuous synchronous read current:
      23mA (Typ) at 52 MHz
â—¾ Security:
   â€” One-Time Programmable Registers:
   â€” 64 OTP bits, programmed with unique
      information by Numonyx
   â€” 2112 OTP bits, available for customer
      programming
   â€” Absolute write protection: VPP = VSS
   â€” Power-transition erase/program lockout
   â€” Individual zero-latency block locking
   â€” Individual block lock-down capability
   â€” Password Access feature
â—¾ Software:
   â€” 20µs (Typ) program suspend
   â€” 20µs (Typ) erase suspend
   â€” Basic Command Set and Extended Function
      Interface (EFI) Command Set compatible
   â€” Common Flash Interface capable
â—¾ Density and Packaging:
   â€” 56-Lead TSOP package (128-Mbit, 64-Mbit)
   â€” 64-Ball Easy BGA package (128-Mbit, 64-
      Mbit)
   â€” 16-bit wide data bus
â—¾ Quality and Reliability:
   â€” JESD47E Compliant
   â€” Operating temperature: –40°C to +85°C
   â€” Minimum 100,000 erase cycles per block
   â€” 65nm process technology


Share Link: GO URL

All Rights Reserved © qdatasheet.com  [ Privacy Policy ] [ Contact Us ]