Qdatasheet_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

TDRV015-SW-82 Datasheet PDF - TEWS Technologies GmbH

TPMC632 image

Part Name
TDRV015-SW-82

Other PDF
  no available.

PDF
DOWNLOAD     

page
3 Pages

File Size
242.1 kB

MFG CO.
TEWS
TEWS Technologies GmbH TEWS

Application Information
   The TPMC632 is a standard single-width 32 bit PMC module providing a user configurable XC6SLX45T-2 or XC6SLX100T-2 Spartan-6 FPGA. The integrated Spartan- 6’s PCIe Endpoint Block is connected to a PCIe-to-PCI Bridge which routed to the PMC PCI Interface.
   Different variants of the TPMC632 provide ESD-protected TTL lines, ESD-protected differential I/O lines and differential Multipoint-LVDS lines. Also combination of 32 TTL and 16 differential I/O lines are supported.

Technical Information
○ Standard single-width 32 bit PMC module conforming
   to IEEE P1386.1
○ PCI 2.1 compliant interface
○ 3.3V and 5V PCI Signaling Voltage
○ Board size: 149 mm x 74 mm
○ TPMC632-1x: Xilinx XC6SLX45T-2 Spartan6 FPGA
   configured by serial Flash XCF16PFS
   TPMC632-2x: Xilinx XC6SLX100T-2 Spartan6 FPGA
   configured by serial Flash XCF32PFS
○ Flash device is programmable via JTAG and insystem programmable
○ FPGA clock options:
   ○ Local clock generator as source for the FPGA
      internal PLL
○ 1 DDR3 SDRAM bank, 64M x 16 (128 MB)
○ 32 Mbit SPI-EEPROM for User Data or FPGA
   configuration
○ I/O lines
   64 TTL I/O, or 32 differential I/O or 32 TTL I/O
   and 16 differential I/O
   ○ TTL signaling voltage (maximum current: +/-
      32mA), EIA-422/-485 signaling level
      or M-LVDS Standard (TIA/EIA-899)
   ○ direction individually programmable
○ I/O access:
   64 I/O lines on HD68 front connector, parallel to
   up to 64 I/O lines on rear connector P14
○ Operating temperature -40°C to +85°C


Share Link: GO URL

All Rights Reserved © qdatasheet.com  [ Privacy Policy ] [ Contact Us ]