A3965SLB View Datasheet(PDF) - Allegro MicroSystems
Part Name
Description
MFG CO.
'A3965SLB' PDF : 8 Pages View PDF
3965 DMOS Dual Full Bridge
PWM Motor Driver
Terminal List
Pin Name
VREG
RC
SLEEP
VDD
OUT1B
GND
SENSE1
OUT1A
ENABLE1
PHASE1
REF1
REF2
PHASE2
ENABLE2
OUT2B
SENSE2
GND
OUT2A
VCP
CP2
CP1
VBB
Pin Description
Regulator decoupling Terminal
Analog Input for fixed frequency
Logic input for SLEEP mode
Logic Supply Voltage
DMOS H – Bridge 1 Output B
Ground
Sense Resistor Terminal for Bridge 2
DMOS H – Bridge 1 Output A
Logic Input for Bridge 1 Enable Control
Logic Input for Bridge 1 PHASE Control
Gm Reference Input Voltage Bridge 2
Gm Reference Input Voltage Bridge 1
Logic Input for Bridge 2 PHASE Control
Logic Input for Bridge 2 Enable Control
DMOS H – Bridge 2 Output B
Sense Resistor Terminal for Bridge 1
Ground
DMOS H – Bridge 2 Output A
Reservoir Capacitor Terminal
Charge Pump Capacitor Terminal
Charge Pump Capacitor Terminal
Load Supply
SOIC 24
1
2
3
4
5
6,7
8
9
10
11
12
13
14
15
16
17
18,19
20
21
22
23
24
7
Share Link: 
