ADSP-BF539F View Datasheet(PDF) - Analog Devices

Part Name

Description

MFG CO.

ADSP-BF539F

Blackfin Embedded Processor

Analog Devices 

Prev 51 52 53 54 55 56 57 58 59 60

Preliminary Technical Data

Programmable Flags Cycle Timing

Table 31 and Figure 29 describe programmable flag operations.

Table 31. Programmable Flags Cycle Timing

Parameter

Timing Requirement

tWFI

Flag input pulsewidth

Switching Characteristic

tDFO

Flag output delay from CLKOUT low

ADSP-BF539/ADSP-BF539F

Minimum Maximum Unit

tSCLK + 1

ns

6

ns

CLKOUT

PFx (OUTPUT)

PFx (INPUT)

tDFO

FLAG OUTPUT

tWFI

FLAG INPUT

Figure 29. Programmable Flags Cycle Timing

Rev. PrF | Page 51 of 68 | September 2006

Share Link: