CC1111F16RSPR View Datasheet(PDF) - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS

Part Name

Description

MFG CO.

CC1111F16RSPR

Low-power sub-1 GHz RF System-on-Chip (SoC) with MCU, memory, transceiver, and USB controller

TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS 

Prev 51 52 53 54 55 56 57 58 59 60 Next

CC1110Fx / CC1111Fx

MEMCTR (0xC7) – Memory Arbiter Control

Bit Name

Reset R/W Description

7:2

0

R/W Not used

1 CACHDIS

0

0 PREFDIS

1

R/W Flash cache disable. Invalidates contents of instruction cache and forces all

instruction read accesses to read straight from flash memory. Disabling will

increase power consumption and is provided for debug purposes.

0 Cache enabled

1 Cache disabled

R/W Flash prefetch disable. When set prefetch of flash data is disabled, when

cleared the next two bytes in flash are fetched when last byte in cache is

read.

0 Prefetch enabled

1 Prefetch disabled

11.3 CPU Registers

This section describes the internal registers

found in the CPU.

11.3.1 Data Pointers

The CC1110Fx/CC1111Fx has two data pointers,

DPTR0 and DPTR1, to accelerate the

movement of data blocks to/from memory. The

data pointers are generally used to access

CODE or XDATA space e.g.

MOVC A,@A+DPTR

MOV A,@DPTR.

The data pointer select bit, bit 0 in the Data

Pointer Select register DPS, chooses which

data pointer to use during the execution of an

instruction that uses the data pointer, e.g. in

one of the above instructions.

The data pointers are two bytes wide

consisting of the following SFRs:

• DPTR0 – DPH0:DPL0

• DPTR1 – DPH1:DPL1

DPH0 (0x83) – Data Pointer 0 High Byte

Bit Name

Reset

R/W Description

7:0 DPH0[7:0] 0

R/W Data pointer 0, high byte

DPL0 (0x82) – Data Pointer 0 Low Byte

Bit Name

Reset

R/W Description

7:0 DPL0[7:0] 0

R/W Data pointer 0, low byte

DPH1 (0x85) – Data Pointer 1 High Byte

Bit Name

Reset

R/W Description

7:0 DPH1[7:0] 0

R/W Data pointer 1, high byte

DPL1 (0x84) – Data Pointer 1 Low Byte

Bit Name

Reset

R/W Description

7:0 DPL1[7:0] 0

R/W Data pointer 1, low byte

DPS (0x92) – Data Pointer Select

Bit Name

Reset

R/W Description

7:1

0

R/W Not used

0

DPS

0

R/W Data pointer select

0 DPTR0

1 DPTR1

SWRS033E

Page 54 of 239

Share Link: