CS8900-IQ3 View Datasheet(PDF) - Cirrus Logic
Part Name
Description
MFG CO.
'CS8900-IQ3' PDF : 138 Pages View PDF
CS8900A
Crystal LAN™ ISA Ethernet Controller
etPage base + 0A00h) are directly accessible. See
Section 4.7 on page 72.
4.2 PacketPage Memory Map
Table 12 shows the CS8900A PacketPage memory
address map: s
PacketPage # of Type
Address Bytes
Description
Bus Interface Registers
0000h
4 Read-only Product Identification Code
0004h
28
-
Reserved
0020h
2 Read/Write I/O Base Address
0022h
2 Read/Write Interrupt Number (0,1,2,or 3)
0024h
2 Read/Write DMA Channel Number (0, 1, or 2)
0026h
2 Read-only DMA Start of Frame
0028h
2 Read-only DMA Frame Count (12 Bits)
002Ah
2 Read-only RxDMA Byte Count
002Ch
0030h
4 Read/Write Memory Base Address Register
(20 Bit)
4 Read/Write Boot PROM Base Address
0034h
4 Read/Write Boot PROM Address Mask
0038h
0040h
8
-
Reserved
2 Read/Write EEPROM Command
0042h
2 Read/Write EEPROM Data
0044h
0050h
12
-
Reserved
2 Read only Received Frame Byte Counter
0052h
174
-
Reserved
Status and Control Registers
0100h
32 Read/Write Configuration & Control Registers
(2 bytes per regiseter)
0120h
32 Read-only Status & Event Registers
(2 bytes per register)
0140h
4
-
Reserved
Initiate Transmit Registers
Cross Reference
Section 4.3 on page 41
Note 2
Section 4.3 on page 41,
Section 4.7 on page 72
Section 3.2 on page 17,
Section 4.3 on page 41
Section 3.2 on page 17,
Section 4.3 on page 41
Section 4.3 on page 41,
Section 5.4 on page 89
Sections Section 4.3 on page 41,
”Receive DMA”
Section 4.3 on page 41,
Section 5.4 on page 89
Section 4.3 on page 41,
Section 4.9 on page 73
Section 3.6 on page 24,
Section 4.3 on page 41
Section 3.6 on page 24,
Section 4.3 on page 41
Note 2
Section 3.5 on page 23,
Section 4.3 on page 41
Section 3.5 on page 23,
Section 4.3 on page 41
Note 2
Section 4.3 on page 41,
Section 5.2.9 on page 86
Note 2
Section 4.4 on page 46
Section 4.4 on page 46
Note 2
Notes: 1. All registers are accessed as words only.
2. Read operation from the reserved location provides undefined data. Writing to a reserved location or
undefined bits may result in unpredictable operation of the CS8900A.
Table 12. PacketPage Memory Address Map
CIRRUS LOGIC PRODUCT DATASHEET
DS271PP4
39
Share Link: 
