The external clock is either a low-level sinusoid, or a digital-level square wave. The clock must meet the specification
in Table 3.4. The external reference clock is required in active and deep sleep modes, it must be present when
CSR8615 QFN is enabled.
Min
Typ
Max
Unit
Frequency(a)
19.2
26
40
MHz
Duty cycle
40:60
50:50
60:40
-
i3TsnESXXlh.ep2diTTeegugAA.pnti(((1.abcmeLLa)))tT1V__olpji0hIIDlteNeNta0eDedHvcf_raiirXeztnneAi(nlvqtUppTaocueuuXtAe1ettzsnPMisAaDeDdLoceictHmrayxim1aCfrCC_egz.totsXpp3erippIht5ceccNeaasTcolaVoioomdc,urtlAruuouulniaatedIteLhdopsppammndsbm_eselnllceeeeIpiicfpNenncdddaolaeiganetrldsddu)pidinojiidnaaggteeeauciimgttsisaanteieonllrvcismoedetuTlTlcotisihapanalabdeonlNoecgf-a2o3ena5.n40spcki:-gaHhcE00nc3za0r--x..ih0nef24ytixegecscaecretnnp.oaatFtmlfllyooCMmrrbtlhteo.ohectciwoCdskDmeerSMee.pncaAe/ns3ocoGpi-nfeifM0c,rrea-----.Caq4otutSinioenRndngcsairemyes,cooSdmeespm.tWeenmVVhdeDDbsneDDurt1s__1r11a-iAA.0n26nUUgs,XXia2t((icco0b))n1ui3fnfegrefrVdormmcpkpplVVksΩoFsd-(cebpk)ekp
Pre-production Information
© Cambridge Silicon Radio Limited 2013
Confidential Information - This Material is Subject to CSR's Non-disclosure Agreement
Page 28 of 114
CS-303726-DSP3
www.csr.com