CY7C037AV-20AXC View Datasheet(PDF) - Cypress Semiconductor
Part Name
Description
MFG CO.
'CY7C037AV-20AXC' PDF : 24 Pages View PDF
CY7C027V/027VN/027AV/028V
CY7C037V/037AV/038V
Switching Waveforms
Figure 4. Read Cycle No. 1 (Either Port Address Access)[15, 16, 17]
tRC
ADDRESS
DATA OUT
tAA
tOHA
PREVIOUS DATA VALID
DATA VALID
tOHA
CE and
LB or UB
OE
DATA OUT
ICC
CURRENT
ISB
ADDRESS
UB or LB
CE
DATA OUT
Figure 5. Read Cycle No. 2 (Either Port CE/OE Access)[15, 18, 19]
tACE
tDOE
tLZOE
tLZCE
tPU
tHZCE
tHZOE
DATA VALID
tPD
Figure 6. Read Cycle No. 3 (Either Port)[15, 17, 18, 19]
tRC
tAA
tOHA
tLZCE
tABE
tACE
tLZCE
tHZCE
tHZCE
Notes
15. R/W is HIGH for read cycles.
16. Device is continuously selected CE = VIL and UB or LB = VIL. This waveform cannot be used for semaphore reads.
17. OE = VIL.
18. Address valid prior to or coincident with CE transition LOW.
19. To access RAM, CE = VIL, UB or LB = VIL, SEM = VIH. To access semaphore, CE = VIH, SEM = VIL.
Document #: 38-06078 Rev. *B
Page 9 of 18
[+] Feedback
Share Link: 
