DS3232MZ View Datasheet(PDF) - Maxim Integrated
Part Name
Description
MFG CO.
'DS3232MZ' PDF : 23 Pages View PDF
DS3232M
±5ppm, I2C Real-Time Clock with SRAM
BIT 7
SIGN
0
BIT 6
DATA
0
BIT 5
DATA
0
BIT 4
DATA
0
BIT 3
DATA
0
Aging Offset Register (10h)
BIT 2
DATA
0
BIT 1
DATA
0
BIT 0
DATA
0
The Aging Offset register takes a user-provided value to add to or subtract from the factory-trimmed value that adjusts the
accuracy of the time base. Use of the Aging Offset register is not needed to achieve the accuracy as defined in the Electrical
Characteristics tables.
The Aging Offset code is encoded in two’s complement, with bit 7 representing the SIGN bit. One LSB typically represents a
0.12ppm change in frequency. The change in ppm per LSB is the same over the operating temperature range. Positive offsets
slow the time base and negative offsets quicken the time base.
Temperature Register (Upper Byte = 11h)
BIT 7
SIGN
0
BIT 6
DATA
0
BIT 5
DATA
0
Temperature Register (Lower Byte = 12h)
BIT 7
DATA
0
BIT 6
DATA
0
BIT 5
0
0
Temperature Registers (11h–12h)
BIT 4
DATA
0
BIT 3
DATA
0
BIT 2
DATA
0
BIT 1
DATA
0
BIT 0
DATA
0
BIT 4
0
0
BIT 3
0
0
BIT 2
0
0
BIT 1
0
0
BIT 0
0
0
Temperature is represented as a 10-bit code with a resolution of 0.25°C and is accessible at location 11h and 12h. The tem-
perature is encoded in two’s complement format. The upper 8 bits, the integer portion, are at location 11h and the lower 2 bits,
the fractional portion, are at location 12h. For example, 00011001 01b = +25.25°C. Upon power reset, the registers are set to
a default temperature of 0°C and the controller starts a temperature conversion. The temperature is read upon initial applica-
tion of VCC or I2C access on VBAT and once every second afterwards with VCC power or once every 10s with VBAT power. The
Temperature registers are also updated after each user-initiated conversion and are read only.
  18
Share Link: 
