DSM2180F3
TYPICAL CONNECTIONS
Figure 6 shows a typical connection scheme. programmer before it is installed on the circuit
Many connection possibilities exist since most board. Using no JTAG makes more I/O available.
DSM pins are multipurpose. The scheme illustrat- Pin PD1. If Flash memory will be accessed only
ed is ideal for a design that needs fast JTAG ISP, using Byte DMA mode in your design, and no ex-
Eight additional general I/O with PLD capability, ternal Data Overlay memory accesses are used,
access to Flash memory as Byte DMA or as Data then pin PD1 can be used for other purposes
Overlay memory, and the DSP uses Power Down (MCUI/O, common CPLD clock input, external
mode. If your design needs more I/O, or Byte DMA chip select, or PLD input)
access to Flash memory is all that is needed (no
Data Overlay), or lowest power consumption is not
an issue, then consider the following options.
Pin PD2. If the DSP will not use Power Down
mode, then PD2 can be used for other purposes
(MCUI/O, external chip select, PLD input)
Port C JTAG: Figure 6 shows all six JTAG sig-
nals in use full time (not multiplexed with I/0). Us-
ing six-pin JTAG can reduce ISP time by as much
as 30% compared to four-pin JTAG. Alternatively,
four-pin JTAG (TMS, TCK, TDI, TDO) can be used
if more general I/O pins are needed and the few
extra seconds of programming time is not crucial,
freeing up pins PC3 and PC4. Other JTAG options
) include mutiplexing JTAG pins with general I/O
t(s (see “Programming In-Circuit using JTAG ISP” on
page 41 and Application Note AN1153) or not us-
uc ing JTAG at all. If no JTAG is used, the DSM de-
Obsolete Product(s) - Obsolete Prod vice has to be programmed on a conventional
Pins PC2 and PC7. In Figure 6, these two pins
are used as dedicated address inputs connected
to DSP address outputs. This will route DSP ad-
dress signals A16 and A17 directly into the DPLD.
Be aware that any free pin on Port B, Port C, or
Port D may be used for DSP address inputs, it
does not have to be pins PC2 and PC7.
Pin PB0. This pin is shown as a chip select for an
external peripheral device such as a 16450 or
16550 UART. Equivalently, any free pin on Ports
B, C, or D may be used for this.
11/63