EP7312-EB View Datasheet(PDF) - Cirrus Logic

Part Name

Description

MFG CO.

EP7312-EB

High-Performance, Low-Power System on Chip with SDRAM and Enhanced Digital Audio Interface

Cirrus Logic 

Prev 11 12 13 14 15 16 17 18 19 20 Next

EP7312

High-Performance, Low-Power System on Chip

SDRAM Refresh Cycle

SDCLK

SDCS

SDRAS

SDCAS

SDATA

ADDR

SDQM

[3:0]

SDMWE

tCSa

tRAa

tCSd

tRAd

tCAa

tCAd

Figure 6. SDRAM Refresh Cycle Timing Measurement

Note:

1. Timings are shown with CAS latency = 2

2. The SDCLK signal may be phase shifted relative to the rest of the SDRAM control and data signals due to uneven loading.

Designers should take care to ensure that delays between SDRAM control and data signals are approximately equal

20

©Copyright Cirrus Logic, Inc. 2003

(All Rights Reserved)

DS508PP5

Share Link: