Qdatasheet_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

EVAL-AD5668SDCZ View Datasheet(PDF) - Analog Devices

Part Name
Description
MFG CO.
'EVAL-AD5668SDCZ' PDF : 30 Pages View PDF
1 2 3 4 5 6 7 8 9 10 Next
AD5628/AD5648/AD5668
Data Sheet
VDD = 2.7 V to 3.6 V, RL = 2 kΩ to GND, CL = 200 pF to GND, VREFIN = VDD. All specifications TMIN to TMAX, unless otherwise noted.
Table 2.
Parameter
STATIC PERFORMANCE2
AD5628
Resolution
Relative Accuracy
Differential Nonlinearity
AD5648
Resolution
Relative Accuracy
Differential Nonlinearity
AD5668
Resolution
Relative Accuracy
Differential Nonlinearity
Zero-Code Error
Zero-Code Error Drift
Full-Scale Error
Gain Error
Gain Temperature Coefficient
Offset Error
DC Power Supply Rejection Ratio3
DC Crosstalk3 (External Reference)
DC Crosstalk3 (Internal Reference)
OUTPUT CHARACTERISTICS3
Output Voltage Range
Capacitive Load Stability
DC Output Impedance
Short-Circuit Current
Power-Up Time
REFERENCE INPUTS
Reference Current
Reference Input Range
Reference Input Impedance
REFERENCE OUTPUT
Output Voltage
AD5628/AD5648/AD5668-1
Reference TC3
Reference Output Impedance
A Grade1
B Grade1
Min Typ Max Min Typ Max Unit
Test Conditions/Comments
12
12
Bits
±0.5 ±4
±0.5 ±1 LSB
±0.25
±0.25 LSB
See Figure 9
Guaranteed monotonic by design
(see Figure 12)
14
14
Bits
±2 ±8
±2 ±4 LSB
±0.5
±0.5 LSB
See Figure 8
Guaranteed monotonic by design
(see Figure 11)
16
16
Bits
±8 ±32
±8 ±16 LSB
See Figure 7
±1
±1 LSB
Guaranteed monotonic by design
(see Figure 10)
6 19
6 19 mV
All 0s loaded to DAC register (see Figure 26)
±2
±2
µV/°C
−0.2 −1
−0.2 −1 % FSR All 1s loaded to DAC register (see Figure 27)
±1
±1 % FSR
±2.5
±2.5
ppm Of FSR/°C
±6 ±19
±6 ±19 mV
–80
–80
dB
VDD ± 10%
10
10
µV
Due to full-scale output change,
RL = 2 kΩ to GND or VDD
5
5
µV/mA Due to load current change
10
10
µV
Due to powering down (per channel)
25
25
µV
Due to full-scale output change,
RL = 2 kΩ to GND or VDD
10
10
µV/mA Due to load current change
0
VDD
0
VDD
V
2
2
nF
RL = ∞
10
10
nF
RL = 2 kΩ
0.5
0.5
Ω
30
30
mA
VDD = 3 V
4
4
µs
Coming out of power-down mode,
VDD = 3 V
40 55
40 55 µA
0
VDD
0
VDD
14.6
14.6
kΩ
VREF = VDD = 5.5 V (per DAC channel)
1.247
5
15
7.5
1.253 1.247
15
5
5
15
7.5
1.253
15
15
V
ppm/°C
ppm/°C
ppm/°C
kΩ
At ambient
TSSOP
LFCSP
WLCSP
Rev. J | Page 6 of 30
Share Link: GO URL

All Rights Reserved © qdatasheet.com  [ Privacy Policy ] [ Contact Us ]