EVAL-AD7730LEB View Datasheet(PDF) - Analog Devices

Part Name

Description

MFG CO.

EVAL-AD7730LEB

Bridge Transducer ADC

Analog Devices 

1 2 3 4 5 6 7 8 9 10 Next

AD7730/AD7730L

BUFFER AMPLIFIER

THE BUFFER AMPLIFIER

PRESENTS A HIGH IMPEDANCE

INPUT STAGE FOR THE ANALOG

INPUTS ALLOWING SIGNIFICANT

EXTERNAL SOURCE

IMPEDANCES

SEE PAGE 24

PROGRAMMABLE GAIN

AMPLIFIER

THE PROGRAMMABLE GAIN

AMPLIFIER ALLOWS FOUR

UNIPOLAR AND FOUR BIPOLAR

INPUT RANGES FROM

+10mV TO +80mV

SEE PAGE 24

DIFFERENTIAL

REFERENCE

THE REFERENCE INPUT TO THE

PART IS DIFFERENTIAL AND

FACILITATES RATIOMETRIC

OPERATION. THE REFERENCE

VOLTAGE CAN BE SELECTED TO

BE NOMINALLY +2.5V OR +5V

SEE PAGE 25

SSIIGGMMAA-DDEELLTTAA AADDCC

AABBEERREENNCCTTCCHHNNIIRHHRIIOOTTEOOEEETTMMPPSCCHHSIIPPISTSTEIEGGEEUUSSSMSMDDEERRIINNIIARRGAGEETTGGRR-MMOODDEEOOCCAEANNERRRROOL-LSSEEDDSSTDDTUUMMEEAAEERRLLOO.SSEETTAAVV..SSAADDEETTC22HHCDD44EECRRCBBAIIAFFIINTTNTTSS

SESEEEPAPAGGEE26

PROGRAMMABLE

DIGITAL FILTER

TWO STAGE FILTER THAT

ALLOWS PROGRAMMING OF

OUTPUT UPDATE RATE AND

SETTLING TIME AND WHICH HAS

A FAST STEP MODE

(SEE FIGURE 3)

SEE PAGE 26

BURNOUT CURRENTS

TWO 100nA BURNOUT

CURRENTS ALLOW THE USER

TO EASILY DETECT IF A

TRANSDUCER HAS BURNT

OUT OR GONE OPEN-CIRCUIT

SEE PAGE 25

VBIAS

AIN1(+)

AIN1(–)

AIN2(+)/D1

AIN2(–)/D0

ANALOG MULTIPLEXER

A TWO-CHANNEL DIFFERENTIAL

MULTIPLEXER SWITCHES ONE OF

THE TWO DIFFERENTIAL INPUT

CHANNELS TO THE BUFFER

AMPLIFIER. THE MULTIPLEXER IS

CONTROLLED VIA THE SERIAL

INTERFACE

ACX

ACX

SEE PAGE 24

AVDD

MUX

DVDD

REF IN(–) REF IN(+)

AVDD

AGND

REFERENCE DETECT

AD7730

+

+/–

BUFFER

6-BIT

DAC

PGA

SIGMA-DELTA A/D CONVERTER

SIGMA-

DELTA

MODULATOR

PROGRAMMABLE

DIGITAL

FILTER

SERIAL INTERFACE

AND CONTROL LOGIC

CLOCK

GENERATION

REGISTER BANK

AC

EXCITATION

CLOCK

CALIBRATION

MICROCONTROLLER

AGND

DGND

POL

RDY

RESET

STANDBY

STANDBY MODE

THE STANDBY MODE REDUCES

POWER CONSUMPTION TO 5␮A

SEE PAGE 33

SYNC

MCLK IN

MCLK OUT

SCLK

CS

DIN

DOUT

CLOCK OSCILLATOR

CIRCUIT

THE CLOCK SOURCE FOR THE

PART CAN BE PROVIDED BY AN

EXTERNALLY-APPLIED CLOCK OR

BY CONNECTING A CRYSTAL OR

CERAMIC RESONATOR ACROSS

THE CLOCK PINS

SEE PAGE 32

SERIAL INTERFACE

SPI*-COMPATIBLE OR DSP-

COMPATIBLE SERIAL INTERFACE

WHICH CAN BE OPERATED FROM

JUST THREE WIRES. ALL

FUNCTIONS ON THE PART

CAN BE ACCESSED VIA

THE SERIAL INTERFACE

SEE PAGE 35

AC EXCITATION

FOR AC-EXCITED BRIDGE

APPLICATIONS, THE ACX

OUTPUTS PROVIDE SIGNALS

THAT CAN BE USED TO SWITCH

THE POLARITY OF THE BRIDGE

EXCITATION VOLTAGE

SEE PAGE 41

OUTPUT DRIVERS

THE SECOND ANALOG INPUT

CHANNEL CAN BE

RECONFIGURED TO BECOME TWO

OUTPUT DIGITAL PORT LINES

WHICH CAN BE PROGRAMMED

OVER THE SERIAL INTERFACE

SEE PAGE 33

OFFSET/TARE DAC

ALLOWS A PROGRAMMED

VOLTAGE TO BE EITHER ADDED

OR SUBTRACTED FROM THE

ANALOG INPUT SIGNAL BEFORE

IT IS APPLIED TO THE PGA

SEE PAGE 24

REGISTER BANK

THIRTEEN REGISTERS CONTROL

ALL FUNCTIONS ON THE PART AND

PROVIDE STATUS INFORMATION

AND CONVERSION RESULTS

SEE PAGE 11

*SPI IS A TRADEMARK OF MOTOROLA, INC.

Figure 2. Detailed Functional Block Diagram

–6–

REV. A

Share Link: