EVAL-ADE7759E View Datasheet(PDF) - Analog Devices
Part Name
Description
MFG CO.
'EVAL-ADE7759E' PDF : 32 Pages View PDF
ADE7759
CHECKSUM REGISTER
The ADE7759 has a Checksum register (CHKSUM[5:0]) to
ensure the data bits received in the last serial read operation are
not corrupted. The 6-bit Checksum register is reset before the
first bit (MSB of the register to be read) is put on the DOUT
pin. During a serial read operation, when each data bit becomes
available on the rising edge of SCLK, the bit will be added to
the Checksum register. In the end of the serial read operation,
the content of the Checksum register will be the sum of all the ones
contained in the register previously read. Using the Checksum
register, the user can determine if an error has occurred during
the last read operation.
Note that a read to the CHKSUM register will also generate a
checksum of the CHKSUM register itself.
DOUT
CONTENT OF REGISTER (n-bytes)
+
+
CHECKSUM REGISTER ADDR: 1Eh
Figure 47. Checksum Register for Serial Interface Read
Address Name
R/W # of Bits
01h
WAVEFORM R 24/40
02h
AENERGY R 40
03h
RSTENERGY R 40
04h
STATUS
R8
05h
RSTSTATUS R 8
06h
MODE
R/W 16
07h
CFDEN
08h
CH1OS
09h
CH2OS
0Ah
GAIN
0Bh
APGAIN
R/W 12
R/W 8
R/W 6
R/W 8
R/W 12
0Ch
PHCAL
R/W 8
0Dh
APOS
R/W 16
Table IV. Register List
Default
0h
0h
0h
40h
0h
000Ch
3Fh
80h
0h
0h
0h
0h
0h
Description
The Waveform register is a read-only register. This register contains
the sampled waveform data from Channel 1, Channel 2, or the Active
Power signal. The data source and the length of the Waveform regis-
ters are selected by data bits 14 and 13 in the Mode Register—see
Channel 1 and 2 Sampling section.
The Active Energy Register. Active Power is accumulated (Integrated)
over time in this 40-bit, read-only register. The energy register can hold
a minimum of 11.53 seconds of Active Energy information with full-
scale analog inputs before it overflows—see Energy Calculation section.
Same as the Active Energy Register except that the register is reset to 0
following a read operation.
Interrupt Status Register. This is an 8-bit read-only register. The status
register contains information regarding the source of ADE7759 inter-
rupts—see Interrupts section.
Same as the Interrupt Status Register except that the register contents
are reset to 0 (all flags cleared) after a read operation.
The Mode Register. This is a 16-bit register through which most of the
ADE7759 functionality is accessed. Signal sample rates, filter enabling
and calibration modes are selected by writing to this register. The
contents may be read at any time—see Mode Register section.
CF Frequency Divider Denominator Register. The output frequency
on the CF pin is adjusted by writing to this 12-bit read/write register—
see Energy-to-Frequency Conversion section.
Channel 1 Offset Adjust. The MSB is used to enable the digital integra-
tor. Bit 6 is not used. Writing to Bit 0 to 5 allows offsets on Channel 1
to be removed—see Analog Inputs section and CH1OS Register section.
Channel 2 Offset Adjust. Writing to this 6-bit register allows any offsets
on Channel 2 to be removed—see Analog Inputs section.
PGA Gain Adjust. This 8-bit register is used to adjust the gain selec-
tion for the PGA in Channel 1 and 2—see Analog Inputs section.
Active Power Gain Adjust. This is a 12-bit register. The Active Power
calculation can be calibrated by writing to this register. The calibration
range is ±50% of the nominal full-scale active power. The resolution of the
gain adjust is 0.0244%/LSB—see Channel 1 ADC Gain Adjust section.
Phase Calibration Register. The phase relationship between Channel 1
and Channel 2 can be adjusted by writing to this 8-bit register. The
valid content of this two’s complement register is between 9Eh and
5Ch, which is a phase difference of –2.365° to +2.221° at 60 Hz in
0.0241° steps—see Phase Compensation section.
Active Power Offset Correction. This 16-bit register allows small off-
sets in the Active Power calculation to be removed—see Active Power
Calculation section.
–28–
REV. 0
Share Link: 
