GL827 View Datasheet(PDF) - GENESYS LOGIC
Part Name
Description
MFG CO.
'GL827' PDF : 47 Pages View PDF
GL827 USB 2.0 Single Slot Card Reader Controller
tSCLKwl SCLK L pulse length (min)
9
5
ns
tSCLKr
SCLK rise time (min)
5
5
ns
tSCLKr
SCLK rise time (max)
7.5
7.5
ns
tSCLKf
SCLK Fall time (min)
5
5
ns
tSCLKf
SCLK Fall time (max)
7.5
7.5
ns
tBSsu
BS setup time (min)
8
8
ns
tBSh
BS hold time (min)
1
1
ns
tDsu
DATA setup time (min)
8
8
ns
tDh
DATA hold time (min)
1
1
ns
tDd
DATA output delay time (max)
5
5
ns
6.6.7 Secure Digital
fPP
tWL
tWH
Clock
Input
Output
tTHL
tTLH
tISU
tIH
tODLY
Figure 6.6 - Timing Diagram of Secure Digital (Default)
©2000-2007 Genesys Logic Inc. - All rights reserved.
Page 36
Share Link: 
