GL827 USB 2.0 Single Slot Card Reader Controller
Figure 6.7 - Timing Diagram of Secure Digital (High-Speed Mode)
SD Interface Timing (CL = 30PF)
SYMBOL PARAMETER
fPP
Clock frequency Data Transfer Mode
fOD
Clock frequency Identification Mode
tWL
Clock low time (min)
tWH
Clock high time (min)
tTLH
Clock rise time (max)
tTHL
Clock fall time (max)
tISU
Input set-up time (min)
tIH
Input hold time (min)
CLOCK RATE
48
24
375
375
7.4
16.8
7.4
16.8
3
4
3
4
6
6
0
0
UNIT
MHz
KHz
ns
ns
ns
ns
ns
ns
©2000-2007 Genesys Logic Inc. - All rights reserved.
Page 37