Qdatasheet_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

HT9200B View Datasheet(PDF) - Holtek Semiconductor

Part Name
Description
MFG CO.
HT9200B
Holtek
Holtek Semiconductor Holtek
'HT9200B' PDF : 13 Pages View PDF
1 2 3 4 5 6 7 8 9 10 Next
HT9200A/HT9200B
Pad Assignment
Pad Coordinates
CE
13
X2 1
VDD
12
11
D TM F
X1 2
VSS 3
D0 4
(0 ,0 )
10 D A TA
9 C LK
56
7
8
D1 D2
D 3 S /P
Chip size: 1460 ´ 1470 (mm)2
Pad
No.
X
Y
Pad
No.
1 -553.30 430.40 8
2 -553.30 -133.50 9
3 -553.30 -328.50 10
4 -553.30 -523.50 11
5 -220.10 -523.50 12
6 -25.10 -523.50 13
7 308.10 -523.50
* The IC substrate should be connected to VSS in the PCB layout artwork.
X
553.30
553.30
553.30
553.30
374.90
-279.30
Unit: mm
Y
-523.50
-190.30
4.70
340.30
523.50
523.50
Pin Description
Pin Name
I/O
Internal
Connection
Description
CE
I
CMOS IN
Chip enable, active low.
No internal pull-high resistor.
X2
O
The system oscillator consists of an inverter, a bias resistor, and the required load
X1
I
Oscillator
capacitor on chip.
The oscillator function can be implemented by Connect a standard 3.579545MHz
crystal to the X1 and X2 terminals.
VSS
¾
¾
Negative power suppl, ground
NC
¾
¾
No connection
D0~D3
I
CMOS IN
Pull-high
or Floating
Data inputs for the parallel mode
When the IC is operating in the serial mode, the data input terminals (D0~D3) are
included with a pull-high resistor. When the IC is operating in the parallel mode,
these pins become floating.
Operation mode selection input
S/P
I CMOS IN S/P=²H²: Parallel mode
S/P=²L²: Serial mode
CLK
I
CMOS IN
Pull-high
or Floating
Data synchronous clock input for the serial mode
When the IC is operating in the parallel mode, the input terminal (CLK) is included
with a pull-high resistor. When the IC is operating in the serial mode, this pin be-
comes floating.
DATA
I
CMOS IN
Pull-high
or Floating
Data input terminal for the serial mode
When the IC is operating in the parallel mode, the input terminal (DATA) is included
with a pull-high resistor. When the IC is operating in the serial mode, this pin be-
comes floating.
DTMF
O CMOS OUT Output terminal of the DTMF signal
VDD
¾
¾
Positive power supply, 2.5V~5.5V for normal operation
Rev. 1.40
2
August 30, 2004
Share Link: GO URL

All Rights Reserved © qdatasheet.com  [ Privacy Policy ] [ Contact Us ]