ICS83940DI View Datasheet(PDF) - Integrated Circuit Systems
Part Name
Description
MFG CO.
'ICS83940DI' PDF : 13 Pages View PDF
Integrated
Circuit
Systems, Inc.
ICS83940DI
LOW SKEW, 1-TO-18
LVPECL-TO-LVCMOS / LVTTL FANOUT BUFFER
GENERAL DESCRIPTION
The ICS83940DI is a low skew, 1-to-18 LVPECL-
,&6
to-LVCMOS/LVTTL Fanout Buffer and a member
HiPerClockS™ of the HiPerClockS™ family of High Performance
Clock Solutions from ICS. The ICS83940DI has
two selectable clock inputs. The PCLK, nPCLK
pair can accept LVPECL, CML, or SSTL input levels. The
LVCMOS_CLK can accept LVCMOS or LVTTL input levels.
The low impedance LVCMOS/LVTTL outputs are designed to
drive 50Ω series or parallel terminated transmission lines.
The ICS83940DI is characterized at 3.3V, 2.5V or mixed
3.3V core, 2.5V output operating supply modes. Guaranteed
output and part-to-part skew characteristics make the
ICS83940DI ideal for those clock distribution applications
demanding well defined performance and repeatability.
FEATURES
• 18 LVCMOS/LVTTL outputs
• Selectable LVCMOS_CLK or LVPECL clock inputs
• PCLK, nPCLK supports the following input types:
LVPECL, CML, SSTL
• LVCMOS_CLK accepts the following input levels:
LVCMOS or LVTTL
• Maximum output frequency: 250MHz
• Output skew: 150ps (maximum)
• Part to part skew: 750ps (maximum)
• 3.3V, 2.5V or mixed 3.3V core, 2.5V output supply modes
• -40°C to 85°C ambient operating temperature
• Pin compatible with the MPC940L
BLOCK DIAGRAM
CLK_SEL
PCLK
nPCLK
0
LVCMOS_CLK
1
PIN ASSIGNMENT
18
Q0:Q17
GND
GND
LVCMOS_CLK
CLK_SEL
PCLK
nPCLK
VDD
VDDO
32 31 30 29 28 27 26 25
1
24
2
23
3
22
4 ICS83940DI 21
5
20
6
19
7
18
8
17
9 10 11 12 13 14 15 16
Q6
Q7
Q8
VDD
Q9
Q10
Q11
GND
32-Lead LQFP
7mm x 7mm x 1.4mm package body
Y Pacakge
Top View
83940DYI
www.icst.com/products/hiperclocks.html
1
REV. A DECEMBER 12, 2002
Share Link: 
