ICS9248YF-157-T View Datasheet(PDF) - Integrated Circuit Systems

Part Name

Description

MFG CO.

ICS9248YF-157-T

Frequency Timing Generator for Pentium II Systems

Integrated Circuit Systems 

1 2 3 4 5 6 7 8 9 10

ICS9248-157

Advance Information

CPU_STOP# Timing Diagram

CPUSTOP# is an asychronous input to the clock synthesizer. It is used to turn off the CPUCLKs for low power operation.

CPU_STOP# is synchronized by the ICS9248-157. The minimum that the CPUCLK is enabled (CPU_STOP# high pulse) is 100

CPUCLKs. All other clocks will continue to run while the CPUCLKs are disabled. The CPUCLKs will always be stopped in a low

state and start in such a manner that guarantees the high pulse width is a full pulse. CPUCLK on latency is less than 4 CPUCLKs

and CPUCLK off latency is less than 4 CPUCLKs.

Notes:

1. All timing is referenced to the internal CPUCLK.

2. CPU_STOP# is an asynchronous input and metastable conditions may exist. This signal is synchronized to the CPUCLKs

inside the ICS9248-157.

3. All other clocks continue to run undisturbed.

4. PD# and PCI_STOP# are shown in a high (true) state.

Third party brands and names are the property of their respective owners.

8

Share Link: