ICS9248YF-157-T View Datasheet(PDF) - Integrated Circuit Systems

Part Name

Description

MFG CO.

ICS9248YF-157-T

Frequency Timing Generator for Pentium II Systems

Integrated Circuit Systems 

1 2 3 4 5 6 7 8 9 10

ICS9248-157

PCI_STOP# Timing Diagram

PCI_STOP# is an asynchronous input to the ICS9248-157. It is used to turn off the PCICLK clocks for low power operation.

PCI_STOP# is synchronized by the ICS9248-157 internally. The minimum that the PCICLK clocks are enabled (PCI_STOP#

high pulse) is at least 10 PCICLK clocks. PCICLK clocks are stopped in a low state and started with a full high pulse width

guaranteed. PCICLK clock on latency cycles are only one rising PCICLK clock off latency is one PCICLK clock.

Notes:

1. All timing is referenced to the Internal CPUCLK (defined as inside the ICS9248 device.)

2. PCI_STOP# is an asynchronous input, and metastable conditions may exist. This signal is required to be synchronized

inside the ICS9248.

3. All other clocks continue to run undisturbed.

4. PD# and CPU_STOP# are shown in a high (true) state.

Third party brands and names are the property of their respective owners.

9

Share Link: