Qdatasheet_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

IDTCV122C View Datasheet(PDF) - Integrated Device Technology

Part Name
Description
MFG CO.
IDTCV122C
IDT
Integrated Device Technology IDT
'IDTCV122C' PDF : 19 Pages View PDF
IDTCV122C
PROGRAMMABLE FLEXPC™ CLOCK FOR P4 PROCESSOR
COMMERCIAL TEMPERATURE RANGE
ELECTRICAL CHARACTERISTICS - INPUT / SUPPLY / COMMON OUTPUT
PARAMETERS
Following Conditions Apply Unless Otherwise Specified:
Operating Condition: TA = 0°C to +70°C, Supply Voltage: VDD = 3.3V ± 5%
Symbol
Parameter
Test Conditions
Min. Typ.
Max.
Unit
VIH
VIL
VIH_FS
VIL_FS
IIH
Input HIGH Voltage
Input LOW Voltage
FS Input HIGH Voltage
FS Input LOW Voltage
Input HIGH Current
3.3V ± 5%
3.3V ± 5%
For FSA.B.C and Test_Mode
For FSA.B.C and Test_Mode
VIN = VDD
2
VDD + 0.3
V
VSS - 0.3 —
0.8
V
0.7
VDD + 0.3
V
VSS - 0.3 —
0.35
V
–5
5
µA
IIL1
IIL2
IDD3.3OP
IDD3.3PD
Input LOW Current
Input LOW Current
Operating Supply Current
Powerdown Current
FI
LPIN
CIN
COUT
CINX
TSTAB
Input Frequency(1)
Pin Inductance(2)
Input Capacitance(2)
Clock Stabilization(2,3)
Modulation Frequency(2)
TDRIVE_SRC(2)
TDRIVE_PD#(2)
TFALL_PD#(2)
TRISE_PD#(2)
TDRIVE_CPU_Stop#(2)
TFALL_CPU_Stop#(2)
TRISE_CPU_Stop#(2)
VIN = 0V, inputs with no pull-up resistors
VIN = 0V, inputs with pull-up resistors
Full active, CL = full load
All differential pairs driven
All differential pairs tri-stated
VDD = 3.3V
Logic inputs
Output pin capacitance
XTAL_IN and XTAL_OUT
From VDD power-up or de-assertion of PD# to first clock
Triangular modulation
SRC output enable after PCI_Stop# de-assertion
CPU output enable after PD# de-assertion
Fall time of PD#
Rise time of PD#
CPU output enable after CPU_Stop# de-assertion
Fall time of PD#
Rise time of PD#
–5
µA
–200
µA
400
mA
70
mA
12
— 14.31818 —
MHz
7
nH
5
6
pF
6
1.8
ms
30
33
KHz
15
ns
300
us
5
ns
5
ns
10
us
5
ns
5
ns
NOTES:
1. Input frequency should be measured at the REF output pin and tuned to ideal 14.31818MHz to meet ppm frequency accuracy on PLL outputs.
2. This parameter is guaranteed by design, but not 100% production tested.
3. See TIMING DIAGRAMS for timing requirements.
13
Share Link: GO URL

All Rights Reserved © qdatasheet.com  [ Privacy Policy ] [ Contact Us ]