KB2516 View Datasheet(PDF) - Samsung
Part Name
Description
MFG CO.
'KB2516' PDF : 30 Pages View PDF
TRIPLE 8-BIT ANALOG-TO-DIGITAL CONVERTER
KB2516 (Preliminary)
Figure 1 is a block diagram of the pre-amp that is used in AD2516X. A clamp circuit is required to set the input
DC level because the RGB signal input is AC coupled as it passes through the capacitor to be sent to the pre-
amp. The signal to control the clamp is made from the HSYNC signal in the sync processor block. The clamp
level control, which uses an 8-bit DAC, has two modes, first, the coarse level control that controls 3 RGB
channels simultaneously and, second, the fine level control that controls each channel clamp level independently.
The input signal is gain controlled through the 8-bit DAC for a maximum gain amplification of 2.3dB. As in the
clamp level control, the pre-amp has two modes: 1.) coarse level control that controls 3 RGB channels
simultaneously and 2.) fine level control which controls them independently.
VIN
T/H
15
Comps
Vref_tap
Gen.
OVF
4
Channel A<7:0>
UDF
8
8
31
T/H
Comps 5
8
Channel B<7:0>
Output Mode
Control
Figure 2. ADC Block Diagram
Figure 2 which has the 2-step pipeline configuration is a block diagram of the ADC used in AD2516X. It uses 1
overlap bit for digital correction and supports 3 output modes, signal channel mode, dual channel interleaving
mode, and dual channel parallel mode.
The sync processor block converts the HSYNC or SOG input to a positive HSYNC signal, which can be
processed by PLL, and also makes the clock signal needed for clamp level control from the HSYNC. When
HSYNC and SOG inputs enter simultaneously, it is designed to place priority on the HSYNC.
13
Share Link: 
