L6474PD View Datasheet(PDF) - STMicroelectronics
Part Name
Description
MFG CO.
'L6474PD' PDF : 53 Pages View PDF
L6474
Functional description
Attention: It is not recommended to reset the device when outputs are
active. The device should be switched to high impedance
state before being reset.
6.13
6.14
6.15
Programmable DMOS slew rate, deadtime and blanking-time
Using the POW_SR parameter in the CONFIG register, it is possible to set the commutation
speed of the power bridges output (see Table 25 on page 41).
Integrated analog to digital converter
The L6474 integrates a NADC bit ramp-compare analog to digital converter with a reference
voltage equal to VREG. The analog to digital converter input is available through the ADCIN
pin and the conversion result is available in the ADC_OUT register (see Section 9.1.13 on
page 41). Sampling frequency is equal to the clock frequency divided by 512.
The ADC_OUT value can be used for the torque regulation or is at the user’s disposal.
Internal voltage regulator
The L6474 integrates a voltage regulator which generates a 3 V voltage starting from the
motor power supply (VSA and VSB). In order to make the voltage regulator stable, at least
22 µF should be connected between the VREG pin and ground (suggested value is 47 µF).
The internal voltage regulator can be used to supply the VDD pin in order to make the
device digital output range 3.3 V compatible (Figure 8). A digital output range 5 V
compatible can be obtained connecting the VDD pin to an external 5 V voltage source. In
both cases, a 10 µF capacitance should be connected to the VDD pin in order to obtain
a correct operation.
The internal voltage regulator is able to supply a current up to IREG,MAX, internal logic
consumption included (Ilogic). When the device is in standby mode the maximum current that
can be supplied is IREG, STBY, internal consumption included (Ilogic, STBY).
If an external 3.3 V regulated voltage is available, it can be applied to the VREG pin in order
to supply all the internal logic and avoid power dissipation of the internal 3 V voltage
regulator (Figure 8). The external voltage regulator should never sink current from the
VREG pin.
DocID022529 Rev 4
25/53
53
Share Link: 
