LE82Q35SLJA7 View Datasheet(PDF) - Intel
Part Name
Description
MFG CO.
'LE82Q35SLJA7' PDF : 438 Pages View PDF
Figures
Figure 1-1. Intel® Q35/Q33 Express Chipsets System Block Diagram Example..........21
Figure 1-2. Intel® G33 Express Chipset System Block Diagram Example ..................22
Figure 1-3. Intel® P35 Express Chipset System Block Diagram Example ..................23
Figure 3-1. System Address Ranges...................................................................54
Figure 3-2. DOS Legacy Address Range..............................................................55
Figure 3-3. Main Memory Address Range ............................................................59
Figure 3-4. PCI Memory Address Range..............................................................62
Figure 4-1. Memory Map to PCI Express* Device Configuration Space.....................78
Figure 4-2. GMCH Configuration Cycle Flow Chart ................................................79
Figure 10-1. sDVO Conceptual Block Diagram ................................................... 357
Figure 10-2. Concurrent savon / PCI Express* Non-Reversed Configurations ......... 359
Figure 10-3. Concurrent SDVO / PCI Express* Reversed Configurations ................ 359
Figure 10-4. Integrated 3D Graphics Pipeline .................................................... 361
Figure 10-5. Intel® 3 Series Express Chipset Clocking Diagram ............................ 372
Figure 12-1. (G)MCH Ballout Diagram (Top View Left – Columns 43–30) ............... 389
Figure 12-2. (G)MCH Ballout Diagram (Top View Middle– Columns 29–15) ............ 390
Figure 12-3. (G)MCH Ballout Diagram (Top View Right – Columns 14–1)............... 391
Figure 13-1. (G)MCH Package Drawing............................................................. 425
Figure 14-1. XOR Test Mode Initialization Cycles ............................................... 426
Datasheet
13
Share Link: 
