LTC2204CUK View Datasheet(PDF) - Linear Technology
Part Name
Description
MFG CO.
'LTC2204CUK' PDF : 36 Pages View PDF
LTC2205/LTC2204
APPLICATIONS INFORMATION
Output Driver Power
Separate output power and ground pins allow the output
drivers to be isolated from the analog circuitry. The power
supply for the digital output buffers, OVDD, should be tied
to the same power supply as for the logic being driven.
OVDD can be powered with any logic voltage up to the VDD
of the ADC. OGND can be powered with any voltage from
ground up to 1V and must be less than OVDD. The logic
outputs will swing between OGND and OVDD.
Internal Dither
The LTC2205/LTC2204 are 16-bit ADCs with very linear
transfer functions; however, at low input levels even
slight imperfections in the transfer function will result in
unwanted tones. Small errors in the transfer function are
usually a result of ADC element mismatches. An optional
internal dither mode can be enabled to randomize the input
location on the ADC transfer curve, resulting in improved
SFDR for low signal levels.
As shown in Figure 14, the output of the sample-and-hold
amplifier is summed with the output of a dither DAC. The
dither DAC is driven by a long sequence pseudo-random
number generator; the random number fed to the dither
DAC is also subtracted from the ADC result. If the dither
DAC is precisely calibrated to the ADC, very little of the
dither signal will be seen at the output. The dither signal
that does leak through will appear as white noise. The
dither DAC is calibrated to result in less than 0.5dB
elevation in the noise floor of the ADC, as compared to
the noise floor with dither off.
PC BOARD
CLKOUT
FPGA
LTC2205/
LTC2204
OF
D15/D0
D14/D0
D2/D0
D1/D0
D0
D15
D14
•
•
•
D2
D1
D0
22054 F13
Figure 13. Descrambling a Scrambled Digital Output
22054fc
28
Share Link: 
