Qdatasheet_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

LTC2970-1 View Datasheet(PDF) - Linear Technology

Part Name
Description
MFG CO.
'LTC2970-1' PDF : 36 Pages View PDF
U
OPERATIO
LTC2970/LTC2970-1
Table 2. LTC2970 Address Table
ADDRESS[7:0] ADDRESS[7:1]
(R/W = 0)
8’hB8
7’h5C
8’hBA
7’h5D
8’hBC
7’h5E
8’hBE
7’h5F
8’hD6
7’h6B
8’hD8
7’h6C
8’hDA
7’h6D
8’hDC
7’h6E
8’hDE
7’h6F
ASEL1
L
L
L
F
F
F
H
H
H
ASEL0
L
F
H
L
F
H
L
F
H
Table 3. Special LTC2970 Addresses
ADDRESS[7:0] ADDRESS[7:1] FUNCTION
(R/W = 0)
ARA
8’h18
7’h0C
This is the standard Alert
Response Address for all
SMBus devices. This address is
independent of the value of the
ASEL1 and ASEL0 pins.
Global
8’hB6
7’h5B
This a global address to which
all LTC2970s will respond. This
address is independent of the
value of the ASEL1 and ASEL0
pins.
L: VASELn < VIL_ASEL F: ASELn Floating H: VASELn > VIH_ASEL
3. Register Command Set
COMMAND FUNCTION DESCRIPTION
FAULT()
FAULT_EN()
FAULT_LA_INDEX()
FAULT_LA()
IO()
ADC_MON()
*SYNC()
VDD_ADC()
VDD_OV()
VDD_UV()
V12_ADC()
V12_OV()
V12_UV()
CH0_A_ADC()
CH0_A_OV()
CH0_A_UV()
CH0_A_SERVO()
CH0_A_IDAC()
*CH0_A_IDAC_TRACK()
*CH0_A_DELAY_TRACK()
CH0_B_ADC()
CH0_B_OV()
CH0_B_UV()
CH1_A_ADC()
CH1_A_OV()
CH1_A_UV()
Instantaneous Fault Status For All Channels
Enable For All Latched Faults and Servo On Fault
Index to All Latched Faults
Latched Fault Status For All Channels
IO Control and Status Register
Control Register For Selecting ADC Channels to Monitor
Control Register For Synchronizing Tracking Across Multiple Devices
VDDIN ADC Conversion Result Register
VDDIN Over-Voltage Monitor Control Register
VDDIN Under-Voltage Monitor Control Register
12VIN ADC Conversion Result Register
12VIN Over-Voltage Monitor Control Register
12VIN Under-Voltage Monitor Control Register
CH0_A ADC Conversion Result Register
CH0_A Over-Voltage Monitor Control Register
CH0_A Under-Voltage Monitor Control Register
CH0_A Voltage Servo Control Register
CH0_A IDAC Control Register
CH0_A IDAC Track Final Value Register
CH0_A IDAC Track Delay Register
CH0_B ADC Conversion Result Register
CH0_B Over-Voltage Monitor Control Register
CH0_B Under-Voltage Monitor Control Register
CH1_A ADC Conversion Result Register
CH1_A Over-Voltage Monitor Control Register
CH1_A Under-Voltage Monitor Control Register
R/W
Read Only
Read/Write
Read Only
Read Only
Read/Write
Read/Write
Read/Write
Read Only
Read/Write
Read/Write
Read Only
Read/Write
Read/Write
Read Only
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read Only
Read/Write
Read/Write
Read Only
Read/Write
Read/Write
DATA
LENGTH
16 Bits
16 Bits
16 Bits
16 Bits
16 Bits
16 Bits
16 Bits
16 Bits
16 Bits
16 Bits
16 Bits
16 Bits
16 Bits
16 Bits
16 Bits
16 Bits
16 Bits
16 Bits
16 Bits
16 Bits
16 Bits
16 Bits
16 Bits
16 Bits
16 Bits
16 Bits
COMMAND
BYTE VALUE
‘h00
‘h08
‘h10
‘h11
‘h17
‘h18
‘h1F
‘h28
‘h29
‘h2A
‘h38
‘h39
‘h3A
‘h40
‘h41
‘h42
‘h43
‘h44
‘h45
‘h46
‘h48
‘h49
‘h4A
‘h50
‘h51
‘h52
29701fc
15
Share Link: GO URL

All Rights Reserved © qdatasheet.com  [ Privacy Policy ] [ Contact Us ]